High-Efficiency CMOS Power Amplifier Using Uneven Bias for Wireless LAN Application

  • Ryu, Namsik (Advanced Communications Research Laboratory, ETRI) ;
  • Jung, Jae-Ho (Advanced Communications Research Laboratory, ETRI) ;
  • Jeong, Yongchae (Division of Electronic Engineering, Chonbuk National University)
  • Received : 2012.03.30
  • Accepted : 2012.09.04
  • Published : 2012.12.31


This paper proposes a high-efficiency power amplifier (PA) with uneven bias. The proposed amplifier consists of a driver amplifier, power stages of the main amplifier with class AB bias, and an auxiliary amplifier with class C bias. Unlike other CMOS PAs, the amplifier adopts a current-mode transformer-based combiner to reduce the output stage loss and size. As a result, the amplifier can improve the efficiency and reduce the quiescent current. The fully integrated CMOS PA is implemented using the commercial Taiwan Semiconductor Manufacturing Company 0.18-${\mu}m$ RF-CMOS process with a supply voltage of 3.3 V. The measured gain, $P_{1dB}$, and efficiency at $P_{1dB}$ are 29 dB, 28.1 dBm, and 37.9%, respectively. When the PA is tested with 54 Mbps of an 802.11g WLAN orthogonal frequency division multiplexing signal, a 25-dB error vector magnitude compliant output power of 22 dBm and a 21.5% efficiency can be obtained.


Grant : Research on the Class-S base-station power amplifier technology for future mobile communications

Supported by : KEIT


  1. H.H. Liao et al., "A Fully Integrated 2${\times}$2 Power Amplifier for Dual Band MIMO 802.11n WLAN Applications Using SiGe HBT Technology," IEEE RFIC Symp. Dig., June 2008, pp. 515-518.
  2. D. Chowdhury et al., "A Fully Integrated Dual-Mode Linear 2.4 GHz CMOS Power Amplifier for 4G WiMax Applications," IEEE J. Solid-State Circuits, vol. 44, no. 12, Dec. 2009, pp. 3393-3402.
  3. C.C. Yen and H.R. Chuang, "A 0.25-${\mu}m$ 20-dBm 2.4-GHz CMOS Power Amplifier with an Integrated Diode Linearizer," IEEE Micro. Wireless Comp. Lett., vol. 13, no. 2, Feb. 2003, pp. 45-47.
  4. S.C. Cripps, Advanced Techniques in RF Power Amplifier Design, Norwood, MA: Artech House, 2002.
  5. D.H. Kang et al., "Design of Doherty Power Amplifiers for Handset Applications," IEEE Tran. Microw. Theory Tech., vol. 58, no. 8, Aug. 2010, pp. 2134-2142.
  6. E. Kaymaksut and P. Reynaert, "A 2.4 GHz Fully Integrated Doherty Power Amplifier Using Series Combining Transformer," Proc. ESSCIRC, Sept. 2010, pp. 302-305.
  7. N. Wongkomet, L. Tee, and P.R. Gray, "A +31.5 dBm CMOS RF Doherty Power Amplifier for Wireless Communications," IEEE J. Solid-State Circuits, vol. 41, no. 12, Dec. 2006, pp. 2852-2859.
  8. Y. Yang et al., "Optimum Design for Linearity and Efficiency of a Microwave Doherty Amplifier Using a New Load Matching Technique," Microw. J., vol. 44, no. 12, Dec. 2001, pp. 20-36.
  9. I. Aoki et al., "Distributed Active Transformer: A New Power-Combining and Impedance-Transformation Technique," IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, Jan. 2002, pp. 316 -331.
  10. P. Haldi et al., "A 5.8 GHz 1 V Linear Power Amplifier Using a Novel On-Chip Transformer Power Combiner in Standard 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 5 May 2008, pp. 1054-1063.
  11. G. Liu et al., "Fully Integrated CMOS Power Amplifier With Efficiency Enhancement at Power Back-off"," IEEE J. Solid-State Circuits, vol. 43, no. 3, Mar. 2008, pp. 600-609.
  12. A. Afsahi, A. Behzad, and L.E. Larson, "A 65 nm CMOS 2.4 GHz 31.5 dBm Power Amplifier with a Distributed LC Power-Combining Network and Improved Linearization for WLAN Applications," ISSCC Dig. Technical Papers, Feb. 2010, pp. 452-453.
  13. A. Afsahi and L.E. Larson, "An Integrated 33.5 dBm Linear 2.4 GHz Power Amplifier in 65 nm CMOS for WLAN Applications," Custom Integrated Circuits Conf., 2010, pp. 1-4.
  14. A. Afsahi et al., "Fully Integrated Dual-Band Power Amplifiers with On-Chip Baluns in 65 nm CMOS for an 802.11n MIMO WLAN SoC," IEEE RFIC Symp. Dig., June 2009, pp. 365-368.
  15. O. Degani et al., "A 1${\times}$2 MIMO Multi-band CMOS Transceiver with an Integrated Front-End in 90 nm CMOS for 802.11a/g/n WLAN Application," ISSCC Dig., Feb. 2008, pp. 356-357.