Fast-Transient Digital LDO Regulator With Binary-Weighted Current Control

이진 가중치 전류 제어 기법을 이용한 고속 응답 디지털 LDO 레귤레이터

Woo, Ki-Chan;Sim, Jae-Hyeon;Kim, Tae-Woo;Hwang, Seon-Kwang;Yang, Byung-Do

  • Received : 2016.04.26
  • Accepted : 2016.05.08
  • Published : 2016.06.30


This paper proposes a fast-transient digital LDO(Low dropout) regulator with binary-weighted current control technique. Conventional digital LDO takes a long time to stabilize the output voltage, because it controls the amount of current step by step, thus ringing problem is generated. Binary-weighted current control technique rapidly stabilizes output voltage by removing the ringing problem. When output voltage reliably reaches the target voltage, It added the FRZ mode(Freeze) to stop the operation of digital LDO. The proposed fast response digital LDO is used with a slow response DC-DC converter in the system which rapidly changes output voltage. The proposed digital controller circuit area was reduced by 56% compared to conventional bidirectional shift register, and the ripple voltage was reduced by 87%. A chip was implemented with a $0.18{\mu}F$ CMOS process. The settling time is $3.1{\mu}F$ and the voltage ripple is 6.2mV when $1{\mu}F$ output capacitor is used.


Multiple current;digital LDO;regulator;ripple


  1. Y. H. Lee et al, "A Low Quiescent Current Asynchronous Digital-LDO With PLL-Modulated Fast-DVS Power Management in 40 nm SoC for MIPS Performance Improvement," IEEE J. Solid-State Circuits, vol. 48, no. 4, pp. 1018-1030, Apr. 2013.
  2. Y. H. Lee et al, "A single-inductor dual-output converter with switchable digital-or-analog low-dropout regulator for ripple suppression and high efficiency operation," IEEE Asian Solid-State Circuits Conf. (ASSCC),pp. 225-228, 2012.
  3. Yasuyuki Okuma, et al, "0.5-V Input Digital LDO with 98.7% Current Efficiency and $2.7-{\mu}A$ Quiescent Current in 65nm CMOS," in Proc. of Custom Integrated Circuits Conf. (CICC), pp. 1-4. 2010
  4. A. Barrado, R. Vazquez, E. Olias, A. Lszaro, and J. Pleite, "Theoretical study and implementation of a fast transient response hybrid power supply," IEEE Trans. Power Electron, vol. 19, no. 4, pp. 1003-1009, Jul. 2004.
  5. K. Lee, F. C. Lee, J.Wei, and M. Xu, "Analysis and design of adaptivebus voltage positioning system for two-stage voltage regulators," IEEE Trans. Power Electron, vol. 24, no. 12, pp. 2735-2745, Dec. 2009.
  6. J. Wei and F. C. Lee, "Two-stage voltage regulator for laptop computer CPUs and the corresponding advanced control schemes to improve lightload performance," in Proc. IEEE APEC, pp. 1294-1300, 2004.
  7. J. Xiao, A. V. Peterchev, J. Zhang, and S. R. Sanders, "A $4-{\mu}A$ quiescent-current dual-mode digitally controlled buck converter IC for cellularphone applications," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2342-2348, Dec. 2004.
  8. J. H. Sim et al, "Digital low-dropout regulator using fast current generating scheme for power management of core processor," in Proc. of The institute of electronics engineers of korea Conf. pp 201-204, 2013.
  9. Yen-Chia Chu, Le-Ren Chang-Chien., "Digitally Controlled Low-Dropout Regulator with Fast-Transient and Autotuning Algorithms," IEEE Transctions on Power Electronics, vol. 28, no. 9, pp 4308-4317, Sep. 2013.
  10. T.-J. Oh and I.-C. Hwang, "A 110-nm CMOS 0.7-V input transient-enhanced digital low-dropout regulator with 99.98% current efficiency at 80-mA load," IEEE Trans. on Very Large Scale Integration (VLSI) Syst., vol. 23, no. 7, pp. 1281-1286, Jul. 2015.


Grant : BK21플러스

Supported by : 충북대학교