STP-FTL: An Efficient Caching Structure for Demand-based Flash Translation Layer

  • Choi, Hwan-Pil (Department of Computer and Communications Engineering, Kangwon National University) ;
  • Kim, Yong-Seok (Department of Computer and Communications Engineering, Kangwon National University)
  • Received : 2017.05.17
  • Accepted : 2017.07.18
  • Published : 2017.07.31


As the capacity of NAND flash module increases, the amount of RAM increases for caching and maintaining the FTL mapping information. In order to reduce the amount of mapping information managed in the RAM, a demand-based address mapping method stores the entire mapping information in the flash and some valid mapping information in the form of cache in the RAM so that the RAM can be used efficiently. However, when cache miss occurs, it is necessary to read the mapping information recorded in the flash, so overhead occurs to translate the address. If the RAM space is not enough, the cache hit ratio decreases, resulting in greater overhead. In this paper, we propose a method using two tables called TPMT(Translation Page Mapping Table) and SMT(Segmented Translation Page Mapping Table) to utilize both temporal locality and spatial locality more efficiently. A performance evaluation shows that this method can improve the cache hit ratio by up to 30% and reduces the extra translation operations by up to 72%, compared to the TPM scheme.


Supported by : Kangwon National University


  1. S. Lee, D. Park, T. Chung, D. Lee, S. Park, H. Song, "A log buffer based flash tarnslation layer using fully associative sector translation," ACM Trans. Embedded Computing Sys, Vol. 6, No. 3, pp.1-27, 2007.
  2. GUPTA, A., KIM, Y., AND URGAONKAR, B, "DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings," In Proceedings of ASPLOS'09, pp. 229-240, March 2009.
  3. Zhiwei Qin , Yi Wang , Duo Liu , Zili Shao, "A Two-Level Caching Mechanism for Demand-Based Page-Level Address Mapping in NAND Flash Memory Storage Systems," Proceedings of the 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, p.157-166, April 11-14, 2011.
  4. Qi Zhang, Xuandong Li, Linzhang Wang, Tian Zhang, Yi Wang, and Zili Shao, "Optimizing translation information management in NAND flash memory storage systems," In Proceedings of the 18th Asia and South Pacific Design Automation Conference (ASP-DAC'13). pp. 326-331, 2013.
  5. "Yet another flash file system",
  6. A. B. Bityutskiy, "JFFS3 design issues".
  7. C. Lee, D. Sim, J. Hwang , and S. Cho, "F2FS: A New File System for Flash Storage," Proc. 13th USENIX Conference on File and Storage Technologies (FAST'15), pp.273-286, Feb. 2015.
  8. OLTP Trace from UMass Trace Repository.
  9. Websearch Trace from Umass Trace Repository.
  10. Z. Qin. Y. Wang, D. Liu, Z. Shao, and Y. Guan, "MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems," In DAC '11, pp. 17-22, 2011.
  11. You Zhou , Fei Wu , Ping Huang , Xubin He , Changsheng Xie , Jian Zhou, "An efficient page-level FTL to optimize address translation in flash memory," Proceedings of the Tenth European Conference on Computer Systems, Article No. 12, Bordeaux, France, April 21-24, 2015.