DOI QR코드

DOI QR Code

Application-Adaptive Performance Improvement in Mobile Systems by Using Persistent Memory

Bahn, Hyokyung

  • Received : 2019.01.03
  • Accepted : 2019.01.18
  • Published : 2019.03.31

Abstract

In this article, we present a performance enhancement scheme for mobile applications by adopting persistent memory. The proposed scheme supports the deadline guarantee of real-time applications like a video player, and also provides reasonable performances for non-real-time applications. To do so, we analyze the program execution path of mobile software platforms and find two sources of unpredictable time delays that make the deadline-guarantee of real-time applications difficult. The first is the irregular activation of garbage collection in flash storage and the second is the blocking and time-slice based scheduling used in mobile platforms. We resolve these two issues by adopting high performance persistent memory as the storage of real-time applications. By maintaining real-time applications and their data in persistent memory, I/O latency can become predictable because persistent memory does not need garbage collection. Also, we present a new scheduler that exclusively allocates a processor core to a real-time application. Although processor cycles can be wasted while a real-time application performs I/O, we depict that the processor utilization is not degraded significantly due to the acceleration of I/O by adopting persistent memory. Simulation experiments show that the proposed scheme improves the deadline misses of real-time applications by 90% in comparison with the legacy I/O scheme used in mobile systems.

Keywords

Real-time application;Mobile application;Smartphone;Persistent memory

References

  1. S. Wang Y. Chen, W. Jiang, P. Li, T. Dai, and Y. Cui, "Fairness and interactivity of three CPU schedulers in Linux," in Proc. IEEE RTCSA, 2009.
  2. J. Kim, J. Kim, S. Noh, S. Min, and Y. Cho, “A Space efficient Flash Translation Layer for CompactFlash Systems,” IEEE Trans. Consumer Electron., Vol. 48, No. 2, pp. 366-375, 2002. DOI: https://doi.org/10.1109/TCE.2002.1010143 https://doi.org/10.1109/TCE.2002.1010143
  3. E. Lee S. Yoo, J. Jang, and H. Bahn, "WIPS: a write-in-place snapshot file system for storage-class memory," Electronics Letters, Vol.48, No.17, pp. 1053-1054, 2012. DOI: https://doi.org/10.1049/el.2012.1016 https://doi.org/10.1049/el.2012.1016
  4. B. Brandenburg, J. Calandrino, and J. Anderson, "On the Scalability of Real-Time Scheduling Algorithms on Multicore Platforms: A Case Study," in Proc. IEEE RTSS, 2008.
  5. S. Lee, H. Bahn, and S. Noh, "Characterizing Memory Write References for Efficient Management of PCM and DRAM Memory," in Proc. IEEE MASCOTS, 2011.
  6. X. Wu and A. Reddy, "SCMFS: a file system for storage class memory," in Proc. IEEE Conference on Supercomputing (SC), 2011.
  7. H. Choi and H. Yun, "Context Switching and IPC Performance Comparison between uClinux and Linux on the ARM9 based Processor," in Proc. SAMSUNG Tech. Conference, 2005.

Acknowledgement

Supported by : National Research Foundation (NRF)