Go to the main menu
Skip to content
Go to bottom
REFERENCE LINKING PLATFORM OF KOREA S&T JOURNALS
> Journal Vol & Issue
The Journal of Korean Institute of Communications and Information Sciences
Journal Basic Information
Journal DOI :
The Korean Institute of Communications and Information Sciences
Editor in Chief :
Volume & Issues
Volume 26, Issue 12C - Dec 2001
Volume 26, Issue 12B - Dec 2001
Volume 26, Issue 12A - Dec 2001
Volume 26, Issue 11C - Nov 2001
Volume 26, Issue 11B - Nov 2001
Volume 26, Issue 11A - Nov 2001
Volume 26, Issue 10B - Oct 2001
Volume 26, Issue 10A - Oct 2001
Volume 26, Issue 9B - Sep 2001
Volume 26, Issue 9A - Sep 2001
Volume 26, Issue 8B - Aug 2001
Volume 26, Issue 8A - Aug 2001
Volume 26, Issue 7B - Jul 2001
Volume 26, Issue 7A - Jul 2001
Volume 26, Issue 6B - Jun 2001
Volume 26, Issue 6A - Jun 2001
Volume 26, Issue 5B - May 2001
Volume 26, Issue 5A - May 2001
Volume 26, Issue 4B - Apr 2001
Volume 26, Issue 3B - Mar 2001
Selecting the target year
Improvement of Colored Thread Algorithm for Loop Prevention
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 167~173
Colored thread algorithm suggested by Ohba is understood to be effective to prevent from establishing path in loop. 3 kinds of thread state, such as null, colored, transparent, defined in colored thread algorithm which makes difficult and complex to design actions of the thread events, is reconfigured and improved to a 4 states to make the finite state machines simple. The original colored thread algorithm fonds loops by receiving thread of a same color that was generated by the initiator itself and confirms the loops by hop count of unknown thread traversed again along the looped path. This method is modified as to use the same color instead of generating new colored thread for the looped path, leading to save the traversing time. And also redefined the events to make easy coupling with existing protocols.
A Study on the Design of Proxy for Integrated Network Management
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 174~180
The technology to efficiently manage computer communication network is in need as the computer communication network becomes more complicated and users want services more diversified. This has brought industries, research institutes and standadization organizations to consider an effective network management protocol. CMIP and the SNMP have considerable differences in structure and capacity Therefore, it is essential to have enables differences between network management protocol to gear for the two communication management system which is the most widely used and will be continuously used. In this thesis we suggest an interworking function Integrated Network Management for the Design of Proxy. According to the suggest algorithm, by using scoping, it stores the management information, so that it may pass the related information at the inner cash efficiently. Therefore, we can not only reduce some unnecessary management operation considerably but also bring some efficiency of saving the total management system response time.
Implementation of Policing Algorithm in ATM network
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 181~189
In this thesis, a policing algorithm is proposed, which is one of the traffic management function in ATM networks. The proposed algorithm minimizes CLR(Cell Loss patio) of high priority cells and solves burstiness problem of the traffic caused by multiplexing and demultiplexing process. The proposed algorithm has been implemented with VHDL and is divided into three parts, which are an input module, an UPC module, and an output module. In implementation of the UPC module\`s memory access, memory address is assigned according to VCI\`s LSB(Lowest Significant Byte) of ATM header for convenience. And the error of VSA operation from counter\`s wrap-around can be recovered by the proposed method. ANAM library 0.25
and design compiler of Synopsys are used for synthesis of the algorithm and Synopsys VSS tool is used for VHDL simulation of it
Differentiated Charging for Elastic Traffic
Lee, Hoon ; Yoon Uh ; Eom, Jong-Hoon ; Hwang, Min-Tae ; Lee, Yong-Gi ;
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 190~198
In this paper, the authors propose methods for determining the differentiated price for elastic traffic in IP (Internet Protocol) network. First, we investigate the behavior in the consumption of bandwidth of elastic traffic in IP network. Next, we propose a method to relate the bandwidth usage with the pricing for the elastic traffic, which is based partially or fully on the usage rate of the network bandwidth. After that, we propose a charging function for elastic traffic, which is based on the de facto usage of the bandwidth. Finally, we will illustrate the implication of the work via simple numerical experiments.
Design of Jitter elimination controller for concealing interarrival packet delay variation in VoIP Network
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 199~207
We propose an adaptive shaping controller equipped with the technologies of shaping and buffering VoIP packets arriving at the receiving end by the CAM-type controller. In order to conceal interarrival packet delay variation, the conventional jitter buffers force them to be too large, thereby causing the audio quality to suffer excessive delay. However, by using our proposed method, the delay caused by shaping operation dynamically increases or decreases on the level of jitter that exists with in the IP network. This makes the delay accommodates adaptively the network jitter condition. The less jitter network has the fewer delay the shaping controller requires for jitter elimination. And the CAM-type method generally makes the shaping operation faster and leads to processing packets in as little time as can. We analyse the packet loss and delay performance dependency on the average talk ratio and the number of jitter buffer entries in shaping controller. Surprising, we show that the average delay using our shaping controller is about 70msec. This performance is much better than with the delay equalization method which forces the receiving end to delay about 60msec.
Mobile IP Multicast Protocol Losing Local Broadcast
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 208~217
In mobile Internet environment, providing multicast requires much more complex mechanism comparing with the unicast Mobile IP routing protocol. This is because multicast datagrams are sent to a group address that do not belong to a specific network. The IETF Mobile IP suggested two approaches for mobile multicasting, namely remote subscription and hi-directional tunneling. In remote subscription, a mobile node may join a group via a local multicast router on the visited subnet. Therefore remote subscription may cause much datagram loss while reconstructing the delivery tee. In bi-directional tunneling, a mobile node may join a group via a hi-directional tunnel to its home agent. Bi-directional tunneling may suffer from inefficient routing. In this paper, we proposed a new mobile multicasting protocol, Mobile If Multicast using Local Broadcast(MIMLB) which can receive multicast datagrams as fast as possible and optimize routing path for multicast delivery. The MIMLB protocol uses hi-directional tunneling to receive multicast datagrams. And the MIMLB protocol can resolve datagram duplicated problem and optimize routing path by using local broadcast. Simulation results show that MIMLB reduces delivery path length and optimizes multicast routing path when a mobile nod? moves into a foreign network.
Speedup Analysis Model for High Speed Network based Distributed Parallel Systems
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 218~224
The objective of Distributed Parallel Computing is to solve the computationally intensive problems, which have several types of parallelism, on a suite of high performance and parallel machines in a manner that best utilizes the capabilities of each machine. In this paper, we propose a computational model including the generalized graph representation method of distributed parallel systems for speedup analysis, and analyze how the super-linear speedup is achieved when scheduling of programs with diverse embedded parallelism modes onto a distributed heterogeneous supercomputing network environment. The proposed representation method can also be applied to simple homogeneous or heterogeneous systems whose components are heterogeneous only in terms of the processor speed. In order to obtain the core speedup, the matching of the parallelism characteristics between tasks and parallel machines should be carefully handled while minimizing the communication overhead.
An MPLS VPN with Mobility Support
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 225~232
In this paper, we describe a mechanism that supports the mobility service for VPN(Virtual Private Network) users on MPLS(Multiprotocol Label Switching) network. The MPLS VPN considered in this study is controlled by CE(Customer Edge) routers. In such a VPN, CE routers have additional functions to support mobile VPN users, i.e., Home Agent function, foreign Agent function, Correspondent Agent function. This mechanism is applied when a VPN node moves to other site of the saute VPN, or when it moves to other site of a different VPN, or to a non-VPN site. We perform a simulation study to compare the performance of CE based MPLS VPN with that of PE(Provider Edge) based MPLS VPN with mobility support.
frequency Domain processor nor ADSL G.LITE Modem
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 233~239
Among the operations in frequency domain for ADSL G.LITE Modem to perform, FFT and FEQ are most computation-intensive part, of which many researches have been focused on the efficient implementation. Previous papers suggested hardwares suitable for ADSL G.DMT system, which is not feasible for simple G.LITE system. The analysis of frequency domain operations and computational efficiency according to the allocation of hardware resources is performed in this paper. The suggested processor has the structure of one real multiplier and two real adders connected in parallel, which can perform the operations efficiently through the pipeline- and/or parallel-type job scheduling. The suggested processor uses less hardware resources than Kiss\`s ALU structure or FFT/IFFT processor suggested by Wang, so the suggested one is more suitable for G.LITE system than previous works.
A Self-healing Space-Division Switch for a 2-Fiber Bidirectional Line Switched Ring
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 240~248
This paper describes the design of a space-division switch which can support a self-healing operation of 2-fiber bidirectional line switched ring in 2.5Gb/s SDH-based transmission system. The switch having a 1.25Gb/s throughput has been designed and implemented with COMPASS tool and 0.87
CMOS gate-array. The proposed switch is suitable for the quickly self-healing operations when a failure occurs in a 2-fiber bidirectional switched ring composed of ADM transmission systems. The switch is composed of an add/drop control part, a cross-point switch, a frame-phase aligner, processor interface and an unequipped data framer. The test results of the switch adapted to 2.SGb/s SDH-based transmission system, show immediate restoration when a failure occurs.
Implementation of the 155.52 MHz Clock Recovery Receiver for the Fiber Optic Modules
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 249~254
A receiver ASIC for fiber optic modules of STM-1 optical communication has been fabricated with 0.65
CMOS technology. The ASIC has a limit amplifier circuit for the 155.52 Mbps data reshaping, and a clock extraction circuit for the 155.52 MHz clock recovery. The ASIC has an acquisition aid and LOS monitoring circuit for properly operation with near 155.52 MHz clock frequency in case of the data loss due to transmission line open or data transfer fail. Measured results show that the circuit reshapes data from 5 mV to 1 V wide range of input voltage condition, add it recovers system clock with stable on any condition.
A Design of DLL(Delay-Locked-Loop) with Low Power & High Speed locking Algorithm
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 255~260
This paper describes the design of the Register Controlled DLL(Delay-Locked Loop) that achieves fast locking and low Power consumption using a new locking algorithm. A fashion for a fast locking speed is that controls the two controller in sequence. The up/down signal due to clock skew between a internal and a external clock in phase detector, first adjusts a large phase difference in coarse controller and then adjusts a small phase difference in fine controller. A way for a low power consumption is that only operates one controller at once. Moreover the proposed DLL shows better jitter performance Because using the lock indicator circuit. The proposed DLL circuit is operated from 50MHz to 200MHz by SPICE simulation. The estimated power dissipation is 15mA at 200MHz in 3.3V operation. The locking time is within 7 cycle at all of operating frequency.
Architecture of Multiple-Queue Manager for Input-Queued Switch Tolerating Arbitration Latency
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 261~267
This paper presents the architecture of multiple-queue manager for input-queued switch, which has arbitration latency, and the design of the chip. The proposed architecture of multiple-queue manager provides wire-speed routing with a pipelined buffer management, and the tolerance of requests and grants data transmission latency between the input queue manager and central arbiter using a new request control method, which is based on a high-speed shifter. The multiple-input-queue manager has been implemented in a field programmable gate array chip, which provides OC-48c port speed. It enhances the maximum throughput of the input queuing switch up to 98.6% with 128-cell shared input buffer in 16
16 switch size.
The Design Fabrication PLVCO Using Chip Element
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 268~272
In this thesis, PLVCO(Phase Locked Voltage Controlled Oscillator) using 24.42 GHz voltage controlled hair-pin resonator oscillator, Sequency divider, buffer amplifier, -10 dB directional coupler and phase detector is designed and fabricated for B-WLL. The PLVCO shows the oscillator output power of 16.5 dBm at 24.42 GHz, and phase noise of -76.3 dBc/Hz at 1001:Hz offset, -72.8dBc/Hz at 10 kHz offset from fundamental frequency.
Design and Implementation of ISDN System On a Chip
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 273~279
This paper describes a design and implementation of ISDN system on a chip which provides ISDN service and used to develop a low-price multimedia communication terminal. This ISDN SOC is an ISDN system control chip which has 32bit RISC processor, and it includes ISDN S interface transceiver, G.711 voice CODEC, PC interface for data communication, ISDN protocol which includes Q.931 call control protocol and internet protocol. It provides good solution to develope ISDN terminal equipment and ISDN terminal adaptor which connected with basic rate interface, because it minimize external peripheral devices.
The Analysis of Competition Structure in Business Data Service Market Using Henry Model and Suggestion for Competitive Strategies
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 280~291
LL (Leased Line service) is a facility-based service as a traditional business data service, but new competition services, such as FR (Frame Relay), VPN (Virtual Private Network), and ATM (Asynchronous Transfer Mode), are value-added services. Because of different service classifications, it is hard to gather necessary data for the service providers to plan their market strategies and regulations and policies are also applied asymmetrically to each service provider. Therefore an appropriate market classification is required for the business data services. After various methods of market classification are reviewed, the Hendry model is selected in this paper to analyze substitution-degree among brands or among services. Since the structure of virtual competitions is required for the Hendry model to be applied to data service market, the market is analyzed first by the well-known Porter\`s model. By the analysis of Porter\`s model, two virtual competition structures are set up - one is for the competitions among leased line service providers, and the other is for the competitions among business data services such as LL, FR, VPN and ATM. After the Hendry model is applied to each competition structure, it is confirmed that 7 LL service providers do not compete directly, but 2 sub-markets exist for the LL service provisions. However, it is shown that 4 business data services compete directly. Using the Switching Probability Matrix from Hendry model, future market shares of LL service providers and market shares of business data services are forecasted. These empirical results are helpful for service providers to set competitive strategies with the minimization of cannibalization effect and they can easily and efficiently predict their market demands.
KIAS: the Korean Internet Addictions Scale and a Survey on the Internet Addictions in Korea
The Journal of Korean Institute of Communications and Information Sciences, volume 26, issue 12C, 2001, Pages 292~304
With the rapid increase of high-speed network and internet use, those who fall into Internet addictions increase. They have serious personal, familial, academic/occupational and financial problems. So it is very important to estimate the ratio of Internet addiction accurately, to establish the strategies for internet addiction effectively, and to prevent internet user from internet addiction. In this paper, we introduce the KIAS:Korean Internet Addictions Scale and a survey on the Interned Addictions in Korea. Nearly 4.8% of those totally surveyed met the strict criteria for KIAS and subgroups showed different addiction-ratios(adults 1.6%; elementary school 4.1%; middle and high school 6.6%; college 6.6%; adults 1.6%).