Go to the main menu
Skip to content
Go to bottom
REFERENCE LINKING PLATFORM OF KOREA S&T JOURNALS
> Journal Vol & Issue
Journal of the Korea Society for Simulation
Journal Basic Information
Journal DOI :
The Korea Society for Simulation
Editor in Chief :
Volume & Issues
Volume 11, Issue 4 - Dec 2002
Volume 11, Issue 3 - Sep 2002
Volume 11, Issue 2 - Jun 2002
Volume 11, Issue 1 - Mar 2002
Selecting the target year
Modeling and Simulation of Firewall System and Security Functions of Operating System for Network Security
Journal of the Korea Society for Simulation, volume 11, issue 2, 2002, Pages 1~16
The need for network security is being increasing due to the development of information communication and internet technology. In this paper, firewall models, operating system models and other network component models are constructed. Each model is defined by basic or compound model, referencing DEVS formalism. These models and the simulation environment are implemented with MODSIM III, a general purpose, modular, block-structured high-level programming language which provides direct support for object-oriented programming and discrete-event simulation. In this simulation environment with representative attacks, the following three attacks are generated, SYN flooding and Smurf attack as an attack type of denial of service, Mail bomb attack as an attack type of e-mail. The simulation is performed with the models that exploited various security policies against these attacks. The results of this study show that the modeling method of packet filtering system, proxy system, unix and windows NT operating system. In addition, the results of the simulation show that the analysis of security performance according to various security policies, and the analysis of correlation between availability and confidentiality according to security empowerment.
The Design of Analog-to-Digital Converter using 12-bit Pipeline BiCMOS
Journal of the Korea Society for Simulation, volume 11, issue 2, 2002, Pages 17~29
There is an increasing interest in high-performance A/D(Analog-to-Digital) converters for use in integrated analog and digital mixed processing systems. Pipeline A/D converter architectures coupled with BiCMOS process technology have the potential for realizing monolithic high-speed and high-accuracy A/D converters. In this paper, the design of 12bit pipeline BiCMOS A/D converter presented. A BiCMOS operational amplifier and comparator suitable for use in the pipeline A/D converter. Test/simulation results of the circuit blocks and the converter system are presented. The main features is low distortion track-and-hold with 0-300MHz input bandwidth, and a proprietary 12bit multi-stage quantizer. Measured value is DNL=
0.52LSB, SNR=66dBFS and SFDR=74dBc at Fin=24.5MHz. Also Fabricated on 0.8um BiCMOS process.
A Transportation Movement Management Prototype Model Based on the High Level Architecture
Journal of the Korea Society for Simulation, volume 11, issue 2, 2002, Pages 31~43
The High Level Architecture(HLA) for modeling and simulation was developed as means of facilitating interoperability among simulations and promoting reuse of simulations and their components. The purpose of this paper is to provide a summary of the latest release of the HLA concept, supporting utilities and develop the prototyped Transportation Movement Management(TMM) federation. To obtain this goal, the Federation Development and Execution Process(FEDEP) is being applied to development of TMM federation will consist of three federates. This paper outlines the rationale of our approach, describes the application of the FEDEP in the development of the federation, and provides the current status of the federation development. The resulting federation shows complete interoperability among simulation components in the TMM federation and satisfactory simulation outputs. We present a description and process of the federation and the lessons learned with the process utilization for federation development and execution. Furthermore, the issues in establishing a HLA based federation across multiple legacy simulations are discussed.
Performance Trend Analysis For IN System Based On DB Updating Method
Journal of the Korea Society for Simulation, volume 11, issue 2, 2002, Pages 45~53
The main idea behind the Intelligent Networks(IN) concept is the separation of switching functionality from the service control, in order to meet various service requirements of subscribers and development of new services in time. In (N+1) type Intelligent Network with FEP-BEP framwork, each SCP-BEP system maintains its own subscibers' database respectively. In this case, DB updating operations at each SCP-BEP should be peformed concurrently such that DB updating method could affect the overall system performance. Moreover, it is not easy to predict the current system capacity to satisfy the future IN subscribers' service needs. In this paper, we discuss how much DB updating method affects the performance trends of (N+1) type Intelligent Network with FEP-BEP system by means of the simulation technique as the number of calls increase. The average turnaround time is used as a system performance measure.
A Methodology for Management of Version Supported VHDL Models Based on Relational Database
Journal of the Korea Society for Simulation, volume 11, issue 2, 2002, Pages 55~66
VHDL has been. widely used in modeling and simulation of hardware designs. However, complex relationship between components of the designs makes the VHDL modeling problem very difficult. Furthermore, after the initial creation of VHDL models, they evolve into many versions over their lifetime. To cope with such difficulties, this paper proposes a new methodology for the management of VHDL models supporting versions. Its conceptual bases are system entity structure and relational database. Within the methodology, a family of hierarchical structures of a design is organized in the form of VHDL model structure. It is, in turn, represented in the form of relational tables. Once the model structure is built in such a way, a specific simulation model which meets design objective is pruned from the model structure. The details of VHDL codes are systematically synthesized by combining it with the primitive models in a model base. These algorithms are also defined in terms of relational algebraic operations.
Parallel Simulation of Bounded Petri Nets using Data Packing Scheme
Journal of the Korea Society for Simulation, volume 11, issue 2, 2002, Pages 67~75
This paper proposes a parallel simulation algorithm for bounded Petri nets in a single processor, which exploits the SIMD(Single Instruction Multiple Data)-type parallelism. The proposed algorithm is based on a data packing scheme which packs multiple bytes data in a single register, thereby being manipulated simultaneously. The parallelism can reduce simulation time of bounded Petri nets in a single processor environment. The effectiveness of the algorithm is demonstrated by presenting speed-up of simulation time for two bounded Petri nets.
Algorithm for Transformation of Timed Petri Nets to DEVS Formalism
Journal of the Korea Society for Simulation, volume 11, issue 2, 2002, Pages 77~88
Petri nets is a widely used formalism for specification and analysis of concurrent systems which is a subclass of discrete event systems. The DEVS (Discrete Event System Specification) formalism provides a general framework for specification of discrete event systems in a hierarchical, modular form. Often, modeling a discrete event system may employ both Petri Nets and DEVS formalism. In such a case low-level operational logics are modeled by Petri Nets and high-level managements by the DEVS formalism. Analysis of the system requires simulation of the overall system. This paper presents an algorithm for transformation of Petri Nets to DEVS formalism. The transformation enables modelers to simulate an overall system, which consists of DEVS models and Petri Nets models, in a unified DEVS simulation environment such as DEVSim++. An example for such transformation will be given.