

최소 delay를 갖는 buffer 회로의 설계

○ 강 인업, 송민규, 김원찬

서울대학교 전자공학과

A Design of The Buffer Circuit having Minimum Delay Time

○ Inyup Kang, Minkyu Song, and Wonchan Kim

Dept. of Electronics Engineering
Seoul National University

ABSTRACT

The buffer circuit having minimum delay time is designed and analyzed in this paper. Considering the parasitic components of the MOS transistor, the optimal transistor size ratio between the individual buffer stages is presented. This paper's result is better than that of the Mead and Conway's analysis [1] with respect to both delay time and total area that buffer occupies.

I. INTRODUCTION

In VLSI systems, it is always necessary to drive large capacitance loads (e.g. bus lines, clock lines, off-chip circuitry, etc.). In this cases, the ratio of the capacitance that must be driven to the input capacitance, in other words the driving capabilities, of a driving circuit on the chip is often many orders of magnitude, causing a serious signal delay, roughly proportional to the ratio of the size difference, and severe degradation of the overall system performance. To minimize the total delay of this cases, normally the staged buffer is used. The ratio between the individual buffer stages was determined by the classical analysis of Mead and Conway in which the optimal value of the ratio is given by e. However this analysis used too simplified RC delay model, in real world the minimum value of total delay isn't exist at the ratio of e, but at the ratio a little larger than e by 1-2. We describe the reason of this and the procedure of finding the transistor size ratio of the buffer stages having the minimum total delay time considering the parasitic circuit elements of the MOS transistor, particularly the output capacitance.

In section II, the parasitic elements of the CMOS inverter is analyzed. Section III describes the design of optimal buffer circuits and section IV describes the area considerations. This design is verified by circuit simulation using SPICE [2] given at Section IV.

II. PARASITIC ELEMENTS OF CMOS INVERTER

The CMOS inverter has the parasitic circuit elements as shown Fig.1. The output capacitance of CMOS inverter which is

comparable to the input capacitance has important impact on the buffer circuit design. Now we analize the component of the output capacitance. The $C_{in,i}$ is the input capacitance given by

$$C_{in,i} = f(i) \cdot C_{in,min} \quad (1)$$

where, $C_{in,min}$ is the input capacitance of the basic inverter.

$C_{in,min} = C_{ox} \cdot W_{min} \cdot L_{min}$
 $f(i)$ is the ratio of the input capacitance to the basic inverter.

$C_{out,i}$ is the output capacitance considering the drain junction capacitance and the Miller output capacitance of the gate-drain capacitance given by

$$C_{out,i} = K_{eq} \cdot (C_{dbn} + C_{dbp} + C_{jswn} + C_{jswp}) + 2(C_{dgn} + C_{dgp}) \quad (2)$$

where, K_{eq} is the correcting factor which approximate the voltage dependent capacitance to the equivalent voltage independent capacitance [3]. This is represented as equation (3).

$$K_{eq} = \frac{1}{V_2 - V_1} \frac{\phi_0^m}{1-m} [(\phi_0 - V_2)^m - (\phi_0 - V_1)^m] \quad (3)$$

where, ϕ_0 is the built-in junction potential

$$\phi_0 = V_t \ln \frac{N_a N_d}{n_i^2}$$

n_i is the grading coefficient.

$$m = 1/2 \text{ (abrupt junction)}$$

$$m = 1/3 \text{ (graded junction)}$$

V_2 is the voltage applied to the junction at the low state of output, viz. $-V_{oh}$.

V_1 is the voltage applied to the junction at the high state of output, viz. $-V_{ol}$.

To determine the value of $C_{out,i}$, detailed layout information is required as shown Fig.2. With this data, $C_{out,i}$ of NMOS part is given by

$$\begin{aligned} C_{out,in} &= K_{eq}(C_{dbn,Wi}.Ldr + C_{jswn,2}(Wi + Ldr)) \\ &\quad + 2C_{dgn,Wi} \\ &= an.f(i).C_{in,min} + bn.f(i).C_{in,min} \end{aligned} \quad (4)$$

where,
 $an = K_{eq}[(C_{dbn}/C'_{ox}).Ldr + 2C_{jswn}/C'_{ox}].1/L_{min}$
 $bn = 2(C_{dgn}/C'_{ox})1/L_{min}$

Therefore $C_{out,i}$ is as follows.

$$\begin{aligned} C_{out,i} &= C_{out,i,n} + C_{out,i,p} \\ &= (an + bn).f(i).C_{in,min,n} \\ &\quad + (ap + bp).f(i).C_{in,min,p} \end{aligned}$$

Normally $(an \approx ap) = a$, $(bn \approx bp) = b$, where a and b are constant at a given process. Therefore $C_{out,i}$ is given by

$$C_{out,i} = (a+b).f(i).C_{in,min} \quad (5)$$

III. DESIGN CONSIDERATIONS

When the gate output drives the large capacitive load which is much larger than the input capacitance of the gate circuit, the total delay increases almost linearly with load capacitance. To minimize the delay of this, the staged buffer as Fig.3 was used.

Assuming N stage, total delay T is given by

$$T = \sum_{i=0}^N R_i.C_{i+1} \quad (6)$$

where, $C_{N+1} = CL$

R_i is the effective resistance of the i 'th stage.

$R_i = R_o/f(i)$, where R_o is of minimum inverter.

C_{i+1} is the load capacitance of the i 'th stage.

$C_i = (a+b).f(i).C_0 + f(i+1).C_0$, where C_0 is the input capacitance of the minimum inverter.

$f(0)$ is 1 by definition.

$$\begin{aligned} \text{Hence, } T &= \sum_{i=0}^N R_i.C_{i+1} \\ &= \sum R_i [(a+b).f(i).C_0 + f(i+1).C_0] \\ &= R_o.C_0 \sum [a+b+f(i+1)/f(i)] \\ &= \tau \sum [a+b+f(i+1)/f(i)] \\ &= \tau \sum g(i) \end{aligned} \quad (7)$$

The requirement to have a minimum value of T satisfying the constraint

$$\begin{aligned} \pi \sum_{i=0}^{N+1} f(i) &= CL/Co \quad \text{is} \\ g(i) &= \text{constant.} \\ \text{viz., } f(i+1)/f(i) &= f = \text{constant} \end{aligned} \quad (8)$$

Using this result, total delay is given by

$$T = \tau \sum_{i=0}^{N+1} (a+b+f) \quad (9)$$

Since the load capacitance CL is given by

$$CL = f C_0$$

$N+1$ is as follows,

$$N+1 = \ln(CL/Co) / \ln(f) \quad (10)$$

Substituting (10) to (9),

$$T = \ln(CL/Co) (a+b+f) / \ln(f) \tau \quad (11)$$

To find out the ratio f at which the total delay T has the minimum value, take the differential with respect to f .

$$\begin{aligned} dT/df &= \ln(CL/Co) \tau [(a+b+f)/\ln(f)] \\ &= 0 \end{aligned} \quad (12)$$

Therefore the optimal value of f satisfies

$$\ln(f) = (a+b+f)/f. \quad (13)$$

With this value, total delay T is

$$T = \ln(CL/Co) f \tau. \quad (14)$$

The plot of total delay T with respect to the size ratio f is given by Fig.4 where the result of Mead and Conway which didn't consider the effect of the parasitic component, was compared.

IV. AREA CONSIDERATIONS

The total area occupied by the buffer circuits considering the gate area and the interfacing area between the buffer stages is given by

$$A = \sum_{i=0}^N [f . A_{min} + I(i)]$$

In general, the interfacing area $I(i)$ is almost same, therefore A is

$$\begin{aligned} A &= \frac{1-f}{1-f} A_{min} + (N+1) I \\ &= \frac{\ln(CL/Co)/\ln(f)}{(1-f)} A_{min}/(1-f) + \ln(CL/Co).I/\ln(f) \end{aligned}$$

where, $A_{min} = W_{min,n} L_{min,n} + W_{min,p} L_{min,p}$.

This area is monotonically decreasing function of f , that is the larger f is, the smaller the total area is.

V. SIMULATION RESULT

To justify the result of Section III, SPICE simulation was used with the parameter as shown in Fig.6 and Fig.8. In this cases, the constant K_{eq} , a , and b is given by

$$\begin{aligned} K_{eq} &= 0.54 \\ a &= 1.7 \\ b &= 0.7 \end{aligned}$$

Therefore (13) shows the optimal ratio as

$$f = 4.6$$

With this value, the result of Mead & Conway was compared in the cases with considering the output capacitance or without, respectively. First, considering the output junction capacitance, the result is as shown by Fig.5 with the SPICE input file given by Fig.6. As we know from Fig.5, the ratio determined by this paper's result is better, although the


difference is minor. Second, without considering the output capacitance, that is in SPICE input file the AD, AS, PS, and PD is given as 0, the simulation result shows that the difference between $f=4.6$ and e is almost zero as Fig.7 and Fig.8. These simulation results certifies the theory of this paper very well.

VI. CONCLUSION

The design of buffer circuit having minimum delay was described considering the output capacitance of the inverter. The result is that when $\ln(f) = (a+b+f)/f$, the speed and area respect is much better than the classical Mead and Conway result, i.e. $f=e$.

REFERENCES

- [1] C. Mead and L. Conway, "Introduction to VLSI system," pp.12-14, Addison Wesley, Reading Mass, 1980
- [2] L.W. Nagel, "SPICE2: A Computer Program to Simulate Semiconductor Circuits," Memo ERL-M520, University of California, Berkeley, CA, May 9, 1975
- [3] D.A. Hodges and H.G. Jackson, "Analysis and design of digital integrated circuits," p.137, McGraw-Hill, New York, 1983



$$\text{delay} = \text{Reff} \cdot (\text{Cin} + \text{Cout})$$

Fig.1 The parasitic circuits elements of the CMOS inverter.




Fig.2 The NMOS part layout of the inverter




Fig.3 The staged buffer

Total delay




Fig.4 Total delay vs Size ratio

TIME V(1)

| | -5.000E-01 | 1.000E+00 | 2.500E+00 | 4.000E+00 | 5.500E+00 |
|-----------|------------|-----------|-----------|-----------|-----------|
| 0.000E+00 | 0.000E+00 | . | . | . | . |
| 2.000E-10 | 5.000E+00 | . | . | . | . |
| 4.000E-10 | 5.000E+00 | . | . | . | . |
| 6.000E-10 | 5.000E+00 | LEGEND: | . | . | . |
| 8.000E-10 | 5.000E+00 | . | . | . | . |
| 3.000E-09 | 5.000E+00 | #: V(1) | . | . | . |
| 3.200E-09 | 5.000E+00 | #: V(B) | . | . | . |
| 3.400E-09 | 5.000E+00 | #: V(1)I | . | . | . |
| 3.600E-09 | 5.000E+00 | . | . | . | . |
| 3.800E-09 | 5.000E+00 | #: V(1) | . | . | . |
| 4.000E-09 | 5.000E+00 | . | . | . | . |
| 4.200E-09 | 5.000E+00 | . | . | . | . |
| 4.400E-09 | 5.000E+00 | . | . | . | . |
| 4.600E-09 | 5.000E+00 | . | . | . | . |
| 4.800E-09 | 5.000E+00 | . | . | . | . |
| 5.000E-09 | 5.000E+00 | . | . | . | . |
| 5.200E-09 | 5.000E+00 | . | . | . | . |
| 5.400E-09 | 5.000E+00 | . | . | . | . |
| 5.600E-09 | 5.000E+00 | . | . | . | . |
| 5.800E-09 | 5.000E+00 | . | . | . | . |
| 6.000E-09 | 5.000E+00 | . | . | . | . |
| 6.200E-09 | 5.000E+00 | . | . | . | . |
| 6.400E-09 | 5.000E+00 | . | . | . | . |
| 6.600E-09 | 5.000E+00 | . | . | . | . |
| 6.800E-09 | 5.000E+00 | . | . | . | . |
| 7.000E-09 | 5.000E+00 | . | . | . | . |
| 7.200E-09 | 5.000E+00 | I | . | . | . |
| 7.400E-09 | 5.000E+00 | I | . | . | . |
| 7.600E-09 | 5.000E+00 | I | . | . | . |
| 7.800E-09 | 5.000E+00 | I | . | . | . |
| 8.000E-09 | 5.000E+00 | I | . | . | . |
| 8.200E-09 | 5.000E+00 | I | . | . | . |
| 8.400E-09 | 5.000E+00 | I | . | . | . |
| 8.600E-09 | 5.000E+00 | I | . | . | . |
| 8.800E-09 | 5.000E+00 | I | . | . | . |
| 9.000E-09 | 5.000E+00 | I | . | . | . |
| 9.200E-09 | 5.000E+00 | I | . | . | . |
| 9.400E-09 | 5.000E+00 | I | . | . | . |
| 9.600E-09 | 5.000E+00 | I | . | . | . |
| 9.800E-09 | 5.000E+00 | I | . | . | . |
| 1.000E-08 | 5.000E+00 | I | . | . | . |
| 1.020E-08 | 5.000E+00 | I | . | . | . |
| 1.040E-08 | 5.000E+00 | I | . | . | . |
| 1.060E-08 | 5.000E+00 | I | . | . | . |
| 1.080E-08 | 5.000E+00 | I | . | . | . |
| 1.100E-08 | 5.000E+00 | I | . | . | . |
| 1.120E-08 | 5.000E+00 | I | . | . | . |
| 1.140E-08 | 5.000E+00 | I | . | . | . |
| 1.160E-08 | 5.000E+00 | I | . | . | . |
| 1.180E-08 | 5.000E+00 | I | . | . | . |
| 1.200E-08 | 5.000E+00 | I | . | . | . |
| 1.220E-08 | 5.000E+00 | I | . | . | . |
| 1.240E-08 | 5.000E+00 | I | . | . | . |
| 1.260E-08 | 5.000E+00 | I | . | . | . |
| 1.280E-08 | 5.000E+00 | I | . | . | . |
| 1.300E-08 | 5.000E+00 | I | . | . | . |

Fig.5 Simulation result

TIME V(1)

| | -5.000E-01 | 1.000E+00 | 2.500E+00 | 4.000E+00 | 5.500E+00 |
|-----------|------------|-----------|-----------|-----------|-----------|
| 0.000E+00 | 0.000E+00 | . | . | . | . |
| 2.000E-10 | 5.000E+00 | . | . | . | . |
| 4.000E-10 | 5.000E+00 | . | . | . | . |
| 6.000E-10 | 5.000E+00 | . | . | . | . |
| 8.000E-10 | 5.000E+00 | . | . | . | . |
| 3.000E-09 | 5.000E+00 | #: V(1) | . | . | . |
| 3.200E-09 | 5.000E+00 | #: V(B) | . | . | . |
| 3.400E-09 | 5.000E+00 | #: V(1)I | . | . | . |
| 3.600E-09 | 5.000E+00 | #: V(1) | . | . | . |
| 3.800E-09 | 5.000E+00 | . | . | . | . |
| 4.000E-09 | 5.000E+00 | . | . | . | . |
| 4.200E-09 | 5.000E+00 | . | . | . | . |
| 4.400E-09 | 5.000E+00 | . | . | . | . |
| 4.600E-09 | 5.000E+00 | . | . | . | . |
| 4.800E-09 | 5.000E+00 | . | . | . | . |
| 5.000E-09 | 5.000E+00 | . | . | . | . |
| 5.200E-09 | 5.000E+00 | . | . | . | . |
| 5.400E-09 | 5.000E+00 | . | . | . | . |
| 5.600E-09 | 5.000E+00 | . | . | . | . |
| 5.800E-09 | 5.000E+00 | . | . | . | . |
| 6.000E-09 | 5.000E+00 | . | . | . | . |
| 6.200E-09 | 5.000E+00 | . | . | . | . |
| 6.400E-09 | 5.000E+00 | . | . | . | . |
| 6.600E-09 | 5.000E+00 | . | . | . | . |
| 6.800E-09 | 5.000E+00 | . | . | . | . |
| 7.000E-09 | 5.000E+00 | . | . | . | . |
| 7.200E-09 | 5.000E+00 | I | . | . | . |
| 7.400E-09 | 5.000E+00 | I | . | . | . |
| 7.600E-09 | 5.000E+00 | I | . | . | . |
| 7.800E-09 | 5.000E+00 | I | . | . | . |
| 8.000E-09 | 5.000E+00 | I | . | . | . |
| 8.200E-09 | 5.000E+00 | I | . | . | . |
| 8.400E-09 | 5.000E+00 | I | . | . | . |
| 8.600E-09 | 5.000E+00 | I | . | . | . |
| 8.800E-09 | 5.000E+00 | I | . | . | . |
| 9.000E-09 | 5.000E+00 | I | . | . | . |
| 9.200E-09 | 5.000E+00 | I | . | . | . |
| 9.400E-09 | 5.000E+00 | I | . | . | . |
| 9.600E-09 | 5.000E+00 | I | . | . | . |
| 9.800E-09 | 5.000E+00 | I | . | . | . |
| 1.000E-08 | 5.000E+00 | I | . | . | . |
| 1.020E-08 | 5.000E+00 | I | . | . | . |
| 1.040E-08 | 5.000E+00 | I | . | . | . |
| 1.060E-08 | 5.000E+00 | I | . | . | . |
| 1.080E-08 | 5.000E+00 | I | . | . | . |
| 1.100E-08 | 5.000E+00 | I | . | . | . |
| 1.120E-08 | 5.000E+00 | I | . | . | . |
| 1.140E-08 | 5.000E+00 | I | . | . | . |
| 1.160E-08 | 5.000E+00 | I | . | . | . |
| 1.180E-08 | 5.000E+00 | I | . | . | . |
| 1.200E-08 | 5.000E+00 | I | . | . | . |
| 1.220E-08 | 5.000E+00 | I | . | . | . |
| 1.240E-08 | 5.000E+00 | I | . | . | . |
| 1.260E-08 | 5.000E+00 | I | . | . | . |
| 1.280E-08 | 5.000E+00 | I | . | . | . |
| 1.300E-08 | 5.000E+00 | I | . | . | . |

Fig.7 Simulation result when the parasitic components is ignored.

VDD 100 0 5
VIN 1 0 PULSE(0.5 0N 0N 0N 5N 10N)
MP1 2 1 100 100 MP M=SU L=ZU AD=0P0P AS=0P0P PD=28U PS=29U
MM1 2 1 0 0 MN M=SU L=ZU AD=0P0P AS=0P0P PD=24U PS=24U
MP2 3 2 100 100 MP M=21.6U L=ZU AD=214P AS=214P PD=24U PS=24U
MM2 3 2 0 0 MN M=10.8U L=ZU AD=108P AS=108P PD=20U PS=20U
MP3 4 3 100 100 MP M=59.2U L=ZU AD=592P AS=592P PD=79U PS=79U
MM3 4 3 0 0 MN M=29.6U L=ZU AD=296P AS=296P PD=49U PS=49U
MP4 5 4 100 100 MP M=60.8U L=ZU AD=1608P AS=1608P PD=180U PS=180U
MM4 5 4 0 0 MN M=1614U L=ZU AD=803P AS=803P PD=100U PS=100U
MP5 6 5 100 100 MP M=34.8U L=ZU AD=434P AS=434P PD=456U PS=456U
MM5 6 5 0 0 MN M=219.4U L=ZU AD=2184P AS=2184P PD=238U PS=238U
MP6 7 6 100 100 MP M=187.2U L=ZU AD=1872P AS=1872P PD=1207U PS=1207U
MM6 7 6 0 0 MN M=593.6U L=ZU AD=5936P AS=5936P PD=615U PS=615U
MP7 8 7 100 100 MP M=3228U L=ZU AD=3228P AS=3228P PD=3248U PS=3248U
MM7 8 7 0 0 MN M=1614U L=ZU AD=1614P AS=1614P PD=1614U PS=1614U
MP8 9 8 100 100 MP M=9192U L=ZU AD=8192P AS=8192P PD=8212U PS=8212U
MM8 9 8 0 0 MN M=4386U L=ZU AD=4386P AS=4386P PD=4406U PS=4406U

.OP
.TRAN 0.2N 50N
.OPTIONS LIMITS=500
.PRINT TRAN V(1) V(B) V(1I) V(16) (-0.5 5.5)
.PLOT TRAN V(1) V(B) V(1I) V(16) (-0.5 5.5)
***** CMOS SPICE PARAMETER (4um p-well) *****
.MODEL NP NMOS LEVEL=2
+ VD=0.74 KP=1.3E-6 NSUB=7.1E14 GAMMA=0.63 LD=0.5U TD=0.05U
+ IJ=1.14U LAMBDA=0.02 UC=251.5 UCRIT=0.545 UEXP=0.28 PHI=0.78
+ VM=0.755 UES=0.753 NJ=0.34 CJ=1.3E-4 CJSW=2.45E-10 MJSW=0.72
+ CGD=4.0E-10 CGDO=4.0E-10 CGBD=4.0E-10 NFE=1.49E11
+ delta W = 1.78um , delta L = -0.66um
.MODEL NM NMOS LEVEL=2
+ VD=0.71 KP=0.40E-4 NSUB=1.57E16 GAMMA=0.59 LD=0.65U TD=0.05U
+ IJ=0.89 U KP=0.40E-4 NSUB=0.31.93 UC=251.5 UCRIT=0.545 UEXP=0.28 PHI=0.64
+ VM=0.755 UES=0.753 NJ=0.34 CJ=3.49E-4 CJSW=4.174E-10 MJSW=0.441
+ CGD=4.0E-10 CGDO=4.0E-10 CGBD=4.0E-10 NFE=2.3BE11
+ delta W = 1.78um , delta L = -0.19um
.END

Fig.6 Input file of Fig.5

VDD 100 0 5
VIN 1 0 PULSE(0.5 0N 0N 0N 5N 10N)
MP1 2 1 100 100 MP M=SU L=ZU
MM1 2 1 0 0 MN M=SU L=ZU
MP2 3 2 100 100 MP M=21.6U L=ZU AD=214P AS=214P PD=24U PS=24U
MM2 3 2 0 0 MN M=10.8U L=ZU AD=108P AS=108P PD=20U PS=20U
MP3 4 3 100 100 MP M=59.2U L=ZU AD=592P AS=592P PD=79U PS=79U
MM3 4 3 0 0 MN M=29.6U L=ZU AD=296P AS=296P PD=49U PS=49U
MP4 5 4 100 100 MP M=60.8U L=ZU AD=1608P AS=1608P PD=180U PS=180U
MM4 5 4 0 0 MN M=1614U L=ZU AD=803P AS=803P PD=100U PS=100U
MP5 6 5 100 100 MP M=34.8U L=ZU AD=434P AS=434P PD=456U PS=456U
MM5 6 5 0 0 MN M=219.4U L=ZU AD=2184P AS=2184P PD=238U PS=238U
MP6 7 6 100 100 MP M=187.2U L=ZU AD=1872P AS=1872P PD=1207U PS=1207U
MM6 7 6 0 0 MN M=593.6U L=ZU AD=5936P AS=5936P PD=615U PS=615U
MP7 8 7 100 100 MP M=3228U L=ZU AD=3228P AS=3228P PD=3248U PS=3248U
MM7 8 7 0 0 MN M=1614U L=ZU AD=1614P AS=1614P PD=1614U PS=1614U
MP8 9 8 100 100 MP M=9192U L=ZU AD=8192P AS=8192P PD=8212U PS=8212U
MM8 9 8 0 0 MN M=4386U L=ZU AD=4386P AS=4386P PD=4406U PS=4406U
***** CMOS SPICE PARAMETER (4um p-well) *****
.MODEL NP NMOS LEVEL=2
+ VD=0.74 KP=1.3E-6 NSUB=7.1E14 GAMMA=0.63 LD=0.5U TD=0.05U
+ IJ=1.14U LAMBDA=0.02 UC=251.5 UCRIT=0.545 UEXP=0.28 PHI=0.78
+ VM=0.755 UES=0.753 NJ=0.34 CJ=1.3E-4 CJSW=2.45E-10 MJSW=0.72
+ CGD=4.0E-10 CGDO=4.0E-10 CGBD=4.0E-10 NFE=1.49E11
+ delta W = 1.78um , delta L = -0.66um
.MODEL NM NMOS LEVEL=2
+ VD=0.71 KP=0.40E-4 NSUB=1.57E16 GAMMA=0.59 LD=0.65U TD=0.05U
+ IJ=0.89 U KP=0.40E-4 NSUB=0.31.93 UC=251.5 UCRIT=0.545 UEXP=0.28 PHI=0.64
+ VM=0.755 UES=0.753 NJ=0.34 CJ=3.49E-4 CJSW=4.174E-10 MJSW=0.441
+ CGD=4.0E-10 CGDO=4.0E-10 CGBD=4.0E-10 NFE=2.3BE11
+ delta W = 1.78um , delta L = -0.19um
.END

Fig.8 Input file of Fig.7