TDX-1A의 디지틀 중계선 정합 프로세서의 성능분석

The Performance Analysis of The Digital Trunk Circuit Processor in The TDX-1A

  • Ahn, Jee-Hwan (Electronics and Telecommunications Research Institute) ;
  • Park, Kwang-Ro (Electronics and Telecommunications Research Institute) ;
  • Lee, Yong-Kyun (Electronics and Telecommunications Research Institute)
  • 발행 : 1988.07.01

초록

This paper describes an effective trunk loop signal processing method and analyzes execution time of program in the DTCP(Digital Trunk Circuit Processor) in the TDX-1A digital switching system. To predict a maximum trunk capacity, also analyzes to Z80A system clock(4Mbit/s, 2.5Mbit/s) and scanning period(8mS,5mS) respectively.

키워드