대한전기학회:학술대회논문집 (Proceedings of the KIEE Conference)

대한전기학회 (The Korean Institute of Electrical Engineers)
권호 표지

이차원 소자 시뮬레이터를 이용한 역 스태거형 비정질 실리콘 박막 트랜지스터의 구조 최적화

Structure Optimization of Inverted-Staggered a-Si TFT Using a Two-Dimensional Device Simulator

  • 곽지훈 (홍익대학교 전자전기공학부) ;
  • 최종선 (홍익대학교 전자전기공학부)
  • Kwak, Ji-Hoon (School of Electronic and Electrical Engineering, Hongik University) ;
  • Choi, Jong-Sun (School of Electronic and Electrical Engineering, Hongik University)
  • 발행 : 1997.07.21
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

TFT2DS was utilized to provide the usefulness as an analytic and design tool. In this paper, the general effects of channel length of an inverted staggered amorphous silicon thin film transistor on its characteristics were investigated. The results obtained from these experiments would be adopted to the optimized device designs and advanced simulations of their electrical properties.

키워드