# Anomalous Phenomena on Subthreshold Characteristics of SOI MOSFET Back Gate Voltage

Seung-Min Lee and Mike Myung-Ok Lee
Department of Information and Communication Engineering, Dongshin University,
252 Daeho-Dong, Naju, Chonnam, 520-714, Korea
(Tel) 0613-330-3195 (Fax) 0613-330-2909 (E-mail) mikelee@dongshinu.ac.kr

## SOI MOSFET Back게이트전압에 따른 Subthreshold 특성의 특수현상

전남 나주시 대호동 252번지 동신대학교 정보통신공학과 이 승 민, 이 명 옥

(전화) 0613-330-3195 (Fax) 0613-330-2909 (E-mail) mikelee@dongshinu.ac.kr

### Abstract

The 1-D numerical model and its extraction methodology are suggested and these simulation results for the S-swing as a function of back-gate voltage are well matched with the measured. S-swing characteristics are analyzed using PD-SOI devices with enough deeper regions up to substrates. The PD-SOI device doesn't have to be short channel to see the anomalous subthreshold phenomena based on the back gate bias. This results recommend to operate better SOI device performances by controlling the back gate voltages. So SOI performances will be much optimistic with proper control of the back-gate voltage for the alreadyprovenhighperformance (APHP) SOI VLSIs.

### 1. Introduction

It is well known that SOI MOSFET is promising for High speed(HS) and especially Low Power(LP) in VLSI design due to Low parasitic capacitance. simple AMOS process, low voltage operation and high drivability, these performances depend upon gate oxide thickness, gate poly materials, SOI silicon island thickness, buried oxide thickness. One of the most interesting characteristics on MOS device is to thoroughly analyze the subthreshold slope factor (S-swing or S-factor ) which influences on the performance. i.e., Low power investigation related to current information & communication era. Thereby this research presents new investigative rather anomalous findings on the S-swing depending on the backgate voltage of the SOI MOSFET. The 1-D numerical model and its methodology are suggested and these simulation results for the S-swing as a function of back-gate voltage will be compared with measured one. It is forced that the model and extracted S-swing results are well matched with the measured and also the SOI performances will

be much optimistic with proper control of the back-gate voltage for the already- proven- high-performance(APHP) SOI VLSIs.

### 2. Model Development of SQI MOSFET

### 1) Necessity of the numerical model

SOI process technology has recently matured to improve the performances. However there are some unsolved problems for variations of SOI silicon thickness, gate oxide uniformity high substrate costs and floating body mechanisms. Commercial products using SOI VLSIs to those problems against conventional bulk-Si SOI VLSIs. There are two types of SOI CMOS: one is Partially Depleted(PD); the other Fully- Depleted (FD)[1]. These SOI types are classified by processing technology, varying a forementioned SOI parameters. Currently possible commercial products are mainly made out of the PD-SOI CMOS[2]. Another thrust for SOI researches so is focused on deep submicron high performance FD-SOI design, varying thin gate oxide and thin SOI silicon thickness, but leakage currents and reliability issues by FD-SOI design causes the gate oxide uniformity and bleeding power at low voltage operation. It is so important that S-swing characteristic must be analyzed using PD-SOI devices with enough deeper regions up to substrates. The PD-SOI device doesn't have to be short channel to see the anomalous subthreshold phenomena based on the back gate bias. First, there are many analytical and numerical models to evaluate device characteristics and verifications of valid parameter fittings, but those analytical & numerical models can not include the effect of bulk substrate, and just approximates the potential distribution within the substrate. Therefore, accurate 1-D numerical model is constructed to see the effect of SOI's backgate voltage for S-swing. The model

converges fast and simulation time is short. Based on the result of the simulation model, structural parameter extraction of the SOI MOSFET shows the fundamental extraction methodology using 1-D numerical model with various physical characteristics.

### 2) Basic Mathematical Formulations

The 1-D numerical equations of the SOI MOSFET are eq. (1), (2), (3) and (4). Those poisson's and related continuity equations calculate the region of subthreshold and then election concentrations, and hole concentrations will be evaluated using the thermal equilibrium states.

$$\frac{d}{dx}\left(\varepsilon \frac{d\psi}{dx}\right) = -q(N_A - n(x) + P(x)) \tag{1}$$

$$n(x) = ni \ e^{\left[\frac{1}{(kT/q)} \ \varphi(x)\right]} \tag{2}$$

$$n(x) = ni e^{\left[\frac{1}{kT/q}(\psi(x) - V_{DS})\right]}$$
(3)

$$p(x) = \frac{ni}{n(x)} \tag{4}$$

Where NA is impurity concentration of SOI layer, is a thermal voltage as 25.9mV. Fig.1 shows the of SOI cross-sectional MOSFET for simulations. As shown in Fig.1. considered PD-SOI parameters including the substrate are gate oxide thickness, SOI layer thickness. buried-oxide thickness, bulk substrate thickness, SOI layer's doping concentrations, bulk substrate impurity concentration. Based on the model with various SOI parameters, surface potentials, surface trapped states, gate voltage and bulk substrate voltages are calculated with proper boundary conditions as:

$$\Psi g = Vgf - \Phi gate$$
 (5)

$$\Psi \mathbf{b} = \mathbf{V} \mathbf{g} \mathbf{b} - \boldsymbol{\Phi} \mathbf{s} \mathbf{u} \mathbf{b}$$
 (6)

Where  $\sigma$  gate is potential difference between SOI layer and n-type poly silicon and is about -0.8V,  $\sigma$  sub is a Fermi voltage difference between SOI layer and bulk substrate,  $\sigma$  sub =  $\frac{kT}{q}$  log( $\frac{Nsub}{N_i}$ ) and Nsub is bulk substrate density.

### 3)Surface Trapped States Model

Interface trapped states are analyzed from the interface trapped charge model along with Fermi-dirac distribution formula as the below Eqs[1]:

$$F_{SD}(E_i) = \frac{1}{1 + \mathbf{g} e^{\left(\frac{E_r - E_r}{kT}\right)}}$$
(7)  
$$F_{SA}(E_i) = \frac{1}{1 + \frac{1}{\alpha} e^{\left(\frac{E_r - E_r}{kT}\right)}}$$
(8)

$$Q_{in,2,3} = \int_0^{E_i} (D_{in,2,3}^d F_{SD} - D_{in,2,3}^d F_{SA} + D_{in,2,3}) dE_i + Q_{si,2,3}$$
(9)

### 4. Results, Discussions and Summary

Performances and characteristics of SOI MOSFET generally depend on various parameters such as SOI thickness(tsoi), front gate oxide(t<sub>fox</sub>), buried

oxide thickness( $t_{BOX}$ ), impurity concentration( $N_A$  or N<sub>SUB</sub>), and surface interface states(D<sub>1</sub>,D<sub>12</sub>,D<sub>13</sub>). It is well-known that SOI has excellent advantages over Bulk-Si MOS for future low power and high speed ULSIs[2]. Analysis and optimization of the electrical properties of SOI, however, need some actual parameter for development of fundamental device performance. Plane numerical model and model parameters with device capacitances of partially depleted(PD) SOI MOSFET are shown in Fig. 1(a),(b) where the dose of (100) p-type substrate is 4X10<sup>19</sup>/cm<sub>3</sub>, expected fabricated values of t<sub>fox</sub>, t<sub>sot</sub>, t<sub>Box</sub>, are 7, 50, and 80(nm), respectively. The sampled gate length and width of the PD SOI are 1 and 20(um)[3] to understand the subthreshold slope factor(S-swing) characteristics by varying back gate voltages[4]-[6]. This research presents thorough S-swing phenomena by the gate bias voltages for better performance of better S-swing Fig. 2(a),(b) show measured and simulated drain-gate characteristics as a function of backgate voltage in the region of subthreshold. Fig. 2 looks a normal subthreshold characteristics [7][8] without indicating parasitic MOS effect of edge area of SOI silicon layer, i.e., drain currents above the back gate voltages of 2v is not up to measured critical limit and decreasing indicate a constant value of the drain currents because the back channel is generated due to inversion at the boundary of SOI silicon laver[9]. Fig. 3(a),(b) show the numerical and measured results for the S-swing as a function of back gate voltages where the region I is acc. of SOI layer, II is complete dep. toward SOI layer, III weak inv. of the SOI layer, IV weak inv. of the SOI layer with acc. from dep. at the bulk substrate, and V sharp increase of S-swing since there is no way to control the front gate when the back channel is generated. From the Fig. 3, unlike normal MOS, the S-swing shows anomalous phenomenon of boundaries at each layer. Further electron and hole density explain those regions as shown in Fig. 4(a),(b). Di2- and Di3-dependence by the back gate voltage clearly, for the first time to date, reveal local minima of the S-swing whose values largely varies, depending on the D<sub>i2</sub>- and D<sub>i3</sub>-variation. As shown in Fig. 5(a), (b), the numerical calculations match with the measured results from various samples where extracted parameter sets are listed as Table 1. This results recommend to operate better SOI device performances by controlling the back gate voltages. Further. validity of characteristics from various fitting parameters is analyzed by least square error the method based on following  $\Delta = \sum \{ (S_m(V_{BS}^i) - S_s(V_{BS}^i)) \cdot \omega(S^i) \}^2,$ 

where w(S) is weighted factor, Sm and Ss are

S-swing of measured and simulation. Fig. 6 show the valid contour plot for local minimum for each parameters.

#### References

[1]S.M. Sze, "SEMICONDUCTOR DEVICES Physics and Technology," John Wiley

[2]M. Lee and B.S. Choi, "20#/MIPS@1.5V Low Power ULSIs on SOI Technology for Wireless Applications", 1997 IEEE Region 10 Annual Conference, Dec. 2-4, Brisbane, Australia, 1997.

[3]K. Izumi, et al., IEEE EDL, vol.14, no.18, pp.593-594, Aug. 1978.


[4]D.J. Wouters, et al.,IEEE Trans. ED, vol.17, no.9, pp.2022-2033, Nov.1990.

[5]J.P. Colinge, IEEE EDL, vol.7, no.4, pp.244, April 1986.

[6]H.T. Chen and R.S. Huang, IEEE EDL, vol.12, no.8, August 1991.

[7]J.H. Sim and J.B. Kuo, IEEE ED, vol.40, p.755, 1993.

[8]F. Balestra, et al., IEEE ED, vol.37, no.11, 1990. [9]F. Barestra, Solid-State Electronics, vol.35, pp. 1783-1786, 1992.







Fig.1(a) SOI device view.(b)PD SOI device capacitances

Table, 1. Extracted parameter sets for S-swing

Parameters	Sample 1	Sample 2	Sample 31
$t_{tOX}[nm]$	7.0	6.0	7.3
t <sub>sol</sub> [nm]	50	5ã	65
$t_{BOX}[nm]$	80	95	100
$N_A[/cm^3]$	$4X10^{16}$	$1X10^{17}$	$1X10^{17}$
N <sub>SUB</sub> [/cm <sup>4</sup> ]	4X10 <sup>14</sup>	6X10 <sup>15</sup>	1X10 <sup>15</sup>
D <sub>il</sub> [/cm <sup>2</sup> eV]	5Χ10 <sup>ω</sup>	5X10 <sup>10</sup>	5X10 <sup>™</sup>
D <sub>i2</sub> [/cm <sup>2</sup> eV]	2X10 <sup>(1)</sup>	1X10 <sup>iu</sup>	3X10 <sup>10</sup>
D <sub>i3</sub> [/cm <sup>2</sup> eV]	1X10 <sup>11</sup>	1X10 <sup>11</sup>	2X10 <sup>11</sup>
Q <sub>2</sub> [/cm <sup>2</sup> ]	1.1X10 <sup>11</sup>	1X10 <sup>11</sup>	3X10 <sup>11</sup>
$Q_{i3}[/cm^2]$	4X10 <sup>11</sup>	8X10 <sup>11</sup>	7X10 <sup>11</sup>



(a) (b) Fig.2(a)Measured I-V as a function of front gate voltage.





Fig.3(a)S-swing characteristics as a function of back gate voltage. (b)Magnified portion of (a).






Fig.4. Electron density for S-swing characteristics of (a)SOI thickness depth, (b) substrate depth, (c) Hole density for S-swing characteristics of thickness depth, (d) of substrate depth.







Fig. 5(a)Di2-dependence of S-swing characteristics, (b) Di3-dependence of S-swing characteristics, (c) A typical Di3-dependence of S-swing characteristics with measured ones, (d)A typical Di3-dependence of S-swing characteristics with measured ones.










Fig.6(a) The valid contour plots for local minimum for each parameters as a error analyses in (a) (Di2, Nsub)-space, (b) (Di3, Nsub)-space, (c)(Qi2, Qi3)-space, and (d) ( $T_{SOI}$ ,  $T_{BOX}$ )-space.