

# Fabrication of interface-controlled Josephson junctions using $\text{Sr}_2\text{AlTaO}_6$ insulating layers

Gun Yong Sung\*, JunHo Kim, Chi Hong Choi<sup>†</sup>

*Electronics and Telecommunications Research Institute, Taejon, Korea*

Received 27 July 2000

## Abstract

We fabricated ramp-edge Josephson junctions with barriers formed by interface treatments instead of epitaxially grown barrier layers. A low-dielectric  $\text{Sr}_2\text{AlTaO}_6$  (SAT) layer was used as an ion-milling mask as well as an insulating layer for the ramp-edge junctions. An ion-milled  $\text{YBa}_2\text{Cu}_3\text{O}_{7-x}$  (YBCO)-edge surface was not exposed to solvent through all fabrication procedures. The barriers were produced by structural modification at the edge of the YBCO base electrode using high energy ion-beam treatment prior to deposition of the YBCO counter electrode. We investigated the effects of high energy ion-beam treatment, annealing, and counter electrode deposition temperature on the characteristics of the interface-controlled Josephson junctions. The junction parameters such as  $T_c$ ,  $I_c$ ,  $R_N$  were measured and discussed in relation to the barrier layer depending on the process parameters.

*Keywords* : Josephson junctions, ramp-edge junction, ion-beam treatment,  $\text{YBa}_2\text{Cu}_3\text{O}_{7-x}$ ,  $\text{Sr}_2\text{AlTaO}_6$  multilayer.

## I. Introduction

High temperature superconducting (HTS) Josephson junctions are the important elements of superconducting device applications, such as superconducting quantum interference device (SQUID) magnetometers, voltage standards, and single flux quantum (SFQ) logic circuits. These applications require junctions that have critical currents ( $I_c$ ) in the range 100~500  $\mu\text{A}$ , normal resistance ( $R_N$ ) values of one to several ohms, and inductances of several pH, with 1- $\sigma$  spread less than 10%. Ramp-edge Josephson junctions are promising candidates for HTS SFQ digital circuits rather than the other junctions[1,2]. Recently, there was a breakthrough improving the reproducibility and uniformity of the junctions by the interface-

engineered junction technique[3]. In this junction, the barrier was formed on a ramp-edge surface of  $\text{YBa}_2\text{Cu}_3\text{O}_{7-x}$  (YBCO) base electrode by structural modification using vacuum annealing and *in-situ* plasma treatment at high substrate temperature prior to the deposition of the counter electrode. Instead of plasma treatment, the barriers were fabricated by using an ion-beam damage at elevated temperatures or using a chemical treatment[4~6]. However, the uniformity is still not sufficient for applications of SFQ digital circuits.

Although  $\text{SrTiO}_3$  is known as a conventional insulating materials for the HTS multilayer process, it has a too large dielectric constant for high frequency applications. In contrast, the dielectric constant reported for SAT films of  $\epsilon = 23\sim 30$  indicates that it is an excellent choice for high-speed digital circuits[7]. In our process,  $\text{Sr}_2\text{AlTaO}_6$  (SAT) layer was used as an ion-milling mask as well as an insulating layer for the ramp-edge junctions. In 2-step ion milling process using SAT as an etching

\*Corresponding author. Fax: +82 42 860 6836, e-mail : gysung@etri.re.kr


<sup>†</sup> Present address : Samsung Advanced Institute of Technology, Suwon, Korea

mask, an ion-milled YBCO ramp-edge was not exposed to solvent through all fabrication procedures.

In this study, we have investigated the optimization of the deposition conditions for the YBCO base electrode layer and  $\text{Sr}_2\text{AlTaO}_6$  (SAT) layer which was used as an ion-milling mask as well as an insulator. The effects of the vacuum annealing after ion-beam damage and the YBCO counter electrode deposition temperature on the junction parameters were also investigated.

## II. Experimental procedure



Our process for fabricating junctions was based on a 2-step ion milling process, in which the etching mask was not a PR but a patterned SAT layer on the YBCO base electrode. YBCO, SAT, and Au for contact pads were deposited by KrF PLD on  $\text{LaAlO}_3$  (LAO) (100) single crystal[8]. The energy density of the laser beam on the target, the oxygen pressure in the chamber, the substrate temperature, and the substrate to target distance were varied to optimize the thickness, the surface roughness, and the film quality[9]. The YBCO layer was deposited in 100 mTorr oxygen at about 820 °C. The SAT layer was grown at the substrate temperature of 700 ~ 780 °C and the oxygen partial pressure of 100 mTorr. The target-substrate distance for YBCO layer deposition was 6.5 cm. The distance for the growth of SAT was 5.5 ~ 6.5 cm. YBCO electrode and SAT



insulating layer were deposited sequentially on the substrate.

The SAT layer was patterned using 350 V and 30 mA Ar ion-milling with a reflowed AZ5214 PR mask. The substrate was rotated during the ion-milling. After the PR was removed, the ramp-edge was etched by second-ion-milling using the SAT mask. The final angle of the ramp-edge was about 21° from the substrate surface as shown in Fig.1.

After making the ramp-edge, the ramp-edge was damaged by high voltage ion-beam of 700 V. Following the ion-beam damage, the samples were annealed at 500, 600, 700 °C under an oxygen pressure of 400 mTorr for 30 min. before depositing the YBCO counter electrode and SAT insulator by PLD. The counter electrode was patterned by ion-




milling to define the junction width. Finally, Au was also deposited by PLD and patterned by lift-off for the contact pads.

### III. Results and discussion

We fabricated the 5x5 mm<sup>2</sup> test chip including the micro-bridge patterns of YBCO base and counter electrodes, two pairs of 2 μm and 5 μm-wide junctions having a common base electrode. Fig. 2 (a) shows a scanning electron micrograph of the well-defined 2μm-wide junction annealed at 500 °C under an oxygen pressure of 400 mTorr for 30 min before depositing the YBCO counter electrode. Its I-V characteristic showed RSJ-like behavior and an I<sub>c</sub> of 0.4 mA and R<sub>N</sub> of 0.67 Ω at 50 K, yielding an I<sub>c</sub> R<sub>N</sub> product of 0.27 mV as shown in Fig. 2(b). On the other hand, a 5μm-wide junction annealed at 600 °C under the same condition as the 2μm-wide junction had an I<sub>c</sub> of 1.0 mA and R<sub>N</sub> of 0.15 Ω at 60 K, yielding an I<sub>c</sub> R<sub>N</sub> product of 0.15 mV as shown in Fig. 3(b).

The crystalline state of the barrier layers formed by the ion-beam damage depends on the vacuum annealing temperature. As shown in Fig. 4, the R<sub>N</sub> value decreased and the I<sub>c</sub> value increased with increasing vacuum annealing temperature prior to counter electrode deposition. We learned that the



ion-beam damaged layer could be transformed to a stable and resistive barrier layer by vacuum annealing at 500 °C. The largest R<sub>N</sub> was 0.67 Ω, which is not sufficient for digital circuit applications. It was due to the fact that the ramp-edge surface damaged by high voltage ion-beam not at an elevated temperature but at room temperature. In addition, the barrier layer depends on counter electrode deposition temperature. At the same vacuum annealing temperature, the junctions fabricated at the lower counter electrode deposition temperature showed higher R<sub>N</sub>. The I-V characteristics showed RSJ-like behavior and the critical temperature of the junctions were above 83 K. The 2 μm-wide junction had an I<sub>c</sub> of 0.4 mA and R<sub>N</sub> of 0.67 Ω at 50 K.

### IV. Summary

The deposition conditions of the YBCO base electrode and SAT insulating layer have been optimized. In the 2-step ion milling process, an ion-milled YBCO ramp-edge was not exposed to solvent through the fabrication process. The ion-beam voltage, ion-beam incident angle, PR mask angle, and PR reflowing temperature were optimized to obtain the ramp-edge with a smooth surface and an angle of about 21°. We learned that the ion-beam damaged layer could be transformed to a stable and resistive barrier layer by vacuum annealing at 500 °C. In addition, the barrier layer depended on the counter electrode deposition temperature. The I-V characteristics of the interface-controlled junctions fabricated in this work showed RSJ-like behavior and the critical temperature of the junctions were above 83 K. The 2 μm-wide junction had an I<sub>c</sub> of 0.4 mA and R<sub>N</sub> of 0.67 Ω at 50 K, yielding an I<sub>c</sub> R<sub>N</sub> product of 0.27 mV.

### Acknowledgements

The authors would like to thank Dr. Bun Lee, Head of Telecommunications Basic Research Lab., for his support. This work was financially supported by the Korea Research Council for Industrial Science & Technology and the Ministry of Science and

Technology, Republic of Korea.

## References

- [1] G.Y. Sung, J.D. Suh, K.Y. Kang, J.S. Hwang, S.G. Yoon, M.C. Lee, S.G. Lee, "Characteristics of the bicrystal grain boundary junctions with different angles for the digital circuit applications," *IEEE Trans. Appl. Supercon.* **9**, [2] 3921 (1999).
- [2] G.Y. Sung, C.H. Choi, J.D. Suh, S.K. Han, K.Y. Kang, J.-S. Hwang, S.-G. Yoon, K.R. jung, Y.H. Lee, J.H. Kang, Y.H. Kim, and T.S. Hahn, "A single-flux-quantum shift register based on high-T<sub>c</sub> superconducting step-edge Josephson junction," *Progress in Superconductivity*, **1**, 1, 31 (1999).
- [3] B.H. Moeckly and K. Char, "Properties of interface-engineered high T<sub>c</sub> Josephson junctions," *Appl. Phys. Lett.* **71**, 2526 (1997).
- [4] B.D. Hunt, M.G. Forrester, J. Talvacchio, and R. M. Young, "High-resistance HTS edge junctions for digital circuits," *IEEE Trans. Appl. Supercon.* **9**, 3362 (1999).
- [5] T. Satoh T, M. Hidaka, and S. Tahara, "High-temperature superconducting edge-type Josephson junctions with modified interfaces," *IEEE Trans. Appl. Supercon.* **9**, 3141 (1999).
- [6] R. Dittmann, J.-K. Heinsohn, A.I. Braginski, and C.L. Jia "Fabrication of YBa<sub>2</sub>Cu<sub>3</sub>O<sub>7-x</sub> ramp-type junctions by interface treatments," *IEEE Trans. Appl. Supercon.* **9**, 3440 (1999).
- [7] A.T. Findikoglu, C. Doughty, S. Bhattacharya, Q. Li, X.X. Xi, and T. Venkatesan, *IEEE Trans. Appl. Supercond.* **3**, 1425 (1993).
- [8] G.Y. Sung, C.H. Choi, S.K. Han, J.D. Suh, and K.Y. Kang, "Fabrication and properties of Sr<sub>2</sub>AlTaO<sub>6</sub>/YBCO interface-controlled junctions," *Applied Superconductivity 1999, Inst. Phys. Conf. Ser. No. 167*, 229 (2000).
- [9] G.Y. Sung and J.D. Suh, "Superconducting and Structural Properties of In-plane Aligned a-Axis Oriented YBa<sub>2</sub>Cu<sub>3</sub>O<sub>7-x</sub> Thin Films," *Appl. Phys. Lett.* **67**, 1145 (1995).