

RB16

### Perpendicular Exchange Bias for High Density Magnetoresistance Random Access Memory Application

Hojun Ryu\*, Byoung Gon Yu

IT Convergence and Components Laboratory, 161 Gajeong, Yuseong, Daejeon, 305-700, Korea

\*Corresponding author: hjoyu@etri.re.kr, Phone: +82 42 860 1614, Fax: +82 42 860 5202

The emerging issues of high density integration are inevitable in Magnetoresistive Random Access Memory (MRAM) research field; the bit cell size should be scaled down to the submicron dimension. The conventional MRAM using magnetic tunneling junction device which consists of in-plane magnetization films such as NiFe, Co, and Fe and so on have magnetization curling phenomena when the devices have been patterned into submicron size. Furthermore the magnetization curling will cause the switching field fluctuation, which brings the lower tolerance of writing cross talk by the offset of the magnetoresistance curve. Whereas the perpendicular magnetization films can prohibit the magnetization curling effect at the edge of the patterned elements. We have presented the perpendicular exchange bias of TbFeCo/FePt multilayers with the anti-ferromagnetic and ferromagnetic layers thickness change for perpendicular MRAM application. The FePt layers have been deposited by in-situ annealing at the 500 °C in order to get the L10 structure. The composition of the films were analyzed by the Auger Electron Spectroscopy (AES) and Rutherford Backscattering Spectroscopy (RBS) for the confirmation of AES analysis, the magnetic properties were obtained by Vibrating Sample Magnetometer (VSM). The x-ray diffractometry (CuK $\alpha$ ) was employed for the structure identification for 2 $\theta$  ~ 100 $^{\circ}$  2 theta angle. The (200) peak of the fcc structure is the evidence since it does not overlap with the (111) peak and the appearance of the superlattice reflections (001) and (110) at the angle about 24 $^{\circ}$  and 33 $^{\circ}$ , respectively. The coercivity value shows somewhat change from 120 Oe to 136 Oe according to the FePt thickness. And over the 100 nm FePt thickness, the exchange bias field is reduced drastically. Hence the TbFeCo/FePt multilayer system has to be good correspondence with the conventional exchange anisotropy theory.

#### REFERENCES

- [1] N. Nishimura et al., J. Appl. Phys., 91 (2002) 5246.
- [2] S. Mangin, G. Marchal, and B. Barbara, Phys. Rev. Lett., 82 (1999) 4336.

RB17

### Submicron-Sized MRAM Array with Local Field Switching Architecture

Keewon Kim<sup>1\*</sup>, Injun Hwang<sup>1</sup>, Tae-Wan Kim<sup>2</sup>, Ji Young Bae<sup>1</sup>, Young Jin Cho<sup>1</sup>, Kwang-Seok Kim<sup>1</sup> and Sung Hoon Choa<sup>1</sup>

<sup>1</sup>Semiconductor Devices Laboratory, Samsung Advanced Institute of Technology (SAIT), Mt. 14-1, Nongseo-Dong, Giheung-Gu, Yongin-Si, 446-712, Korea

<sup>2</sup>Dept. of Materials Engineering, Sejong University, 98 Gunja-dong, Gwangjin-gu, Seoul, 143-747, Korea

\*Corresponding author: keewon.kim@samsung.com, Phone: +82 31 280 6918, Fax: +82 31 280 9308

We have fabricated the Mbit-level MRAM array with local field switching architecture. The front-end process for the driving and peripheral circuit was fabricated by the 0.18  $\mu$ m CMOS technology of Dongbu/Anam Semiconductor and the back-end process was fabricated by E-beam lithography of NNFC(National Nano Fabrication Center) and photolithography. The main circuit consists of  $8 \times (16 \times 2) = 144$  MTJ cells of  $0.3 \times 0.4 \mu\text{m}^2$  size. There are 128 storage cells and 16 reference cells, respectively. Additionally, 8 test pattern blocks are included for process monitoring and individual electrical testing for MTJ and transistor.

In this presentation, we will present the performance of array with local field switching architecture and discuss the advantage of those architecture in Mbit level MRAM device.




Fig. 1. Plane view of actual MRAM chip.