

4.1" Transparent QCIF AMOLED Display Driven by High Mobility Bottom Gate a-IGZO Thin-film Transistors

J. K. Jeong, M. Kim, J. H. Jeong, H. J. Lee, T. K. Ahn, H. S. Shin, K. Y. Kang, H. Seo, J. S. Park, H. Yang, H. J. Chung, Y. G. Mo*, and H. D. Kim

Corporate R&D Center, Samsung SDI Co., LTD, 428-5, Gongse-Dong, Kiheung-Gu, Yongin-city, Gyeonggi-Do 449-902, Korea
TEL:82-31-288-4734, e-mail: ygmo@samsung.com.

Keywords : Zn-based oxide, thin-film transistor, bottom gate, AMOLEDs

Abstract

The authors report on the fabrication of thin film transistors (TFTs) that use amorphous indium-gallium-zinc oxide (a-IGZO) channel and have the channel length (L) and width (W) patterned by dry etching. To prevent the plasma damage of active channel, a 100-nm-thickness SiO_x by PECVD was adopted as an etch-stopper structure. IGZO TFT ($W/L=10/50\mu\text{m}$) fabricated on glass exhibited the high performance mobility of $35.8\text{ cm}^2/\text{Vs}$, a subthreshold gate voltage swing of 0.59 V/dec , and $I_{\text{on/off}}$ of 4.9×10^6 . In addition, 4.1" transparent QCIF active-matrix organic light-emitting diode display were successfully fabricated, which was driven by a-IGZO TFTs.

1. Introduction

Recently, transparent ZnO-based TFTs have attracted much attention for flexible displays because they can be fabricated on plastic substrates at low temperature and have the ability to be used to produce highly uniform and large area displays with a low production cost [1]. The Hosono group reported the fabrication of high performance TFTs with amorphous In-Ga-Zn oxide (a-IGZO) channel layers deposited by PVD [1-2]. These TFTs showed a high mobility of $>10\text{cm}^2/\text{Vs}$ and an excellent subthreshold gate swing (S) of 0.20V/dec for a-IGZO TFTs, as compared with those with a polycrystalline ZnO channel, even in the amorphous phase.

Because ZnO-based materials are soluble in wet processes using acid and also vulnerable to plasma damage during dry etching [3], their patterning for process integration is a critical step in the fabrication of TFT arrays. Thus, it is believed that patterning by

etching adversely affects the transistor characteristics. Nevertheless, most previous works have focused solely on the improvement of the oxide transistor characteristics: The device performances reported in the literature include field-effect mobilities of between 1 and $53\text{ cm}^2/\text{Vs}$ and $I_{\text{ON/OFF}}$ ratios ranging from 10^4 to 10^8 [1,2,4-11]. Most of the previously reported TFTs have rather large channel lengths and widths ($>50\mu\text{m}$) because the shadow mask or lift-off techniques were mainly used to pattern the gate electrode, channel, and source/drain electrodes.[1,2,4-11] For real device applications such as high-resolution AM OLED displays ($>200\text{ppi}$), such big TFTs cannot meet the stringent design rule for active matrix displays. Therefore, it is urgent to investigate how patterning by conventional photolithography and dry etching adversely affects the overall device characteristics of a-IGZO TFTs, in order to fabricate TFT arrays with a short channel device ($<10\mu\text{m}$) for high resolution AM OLED displays.

In this letter, photolithography and the dry etching process were applied to the formation of an etch-stopper and source/drain electrode. It was found that the adoption of the etch stopper is necessary to prevent plasma-induced damage and to achieve a-IGZO TFTs with high mobility. Moreover, we demonstrate the prototype of 4.1" AMOLED, which is driven by bottom gate a-IGZO TFTs.

2. Experimental

Lithographically patterned MoW (200nm) on a $\text{SiO}_2/\text{glass}$ substrate with a surface area of $185\times 200\text{mm}^2$ was used as the gate electrode. SiN_x (200nm) film as a gate dielectric layer was deposited by PECVD at a substrate temperature of 330°C . The a-

IGZO film with a thickness of 50nm was grown by rf sputtering on the SiO₂/glass substrate with a surface area of 185×200mm², using a polycrystalline In₂Ga₂ZnO₇ target at room temperature. The sputtering was carried out at a gas mixing ratio of Ar/O₂ = 65/35 and an input rf power of 450W. The atomic ratio of the IGZO film analyzed by inductively coupled plasma mass spectroscopy was In:Ga:Zn = 2.2:2.2:1.0. After defining the a-IGZO channel using photolithography and wet etching, a SiO_x etch stopper was deposited by PECVD and, then, patterned by dry etching using Ar/CHF₃ chemistry. MoW source and drain electrodes (200nm) were formed by sputtering and defined by photolithography, and then patterned by dry etching using SF₆/O₂ chemistry. Finally, the sample was subjected to thermal annealing at 350°C for 1hr. The transfer characteristics of the a-IGZO TFTs were measured at room temperature with an Agilent 4156C precision semiconductor parameter analyzer.

3. Results and discussion

Figures 1(a) and (b) show the schematic cross-section of the IGZO TFTs, which have an inverted staggered bottom gate structure without and with an etch stopper layer (ESL), respectively.




Fig. 1. Schematic cross section of the IGZO TFTs, which have an inverted staggered bottom gate structure, (a) without and (b) with an etch stopper layer, respectively. (c) TEM bright-field image of the stack of SiO_x/IGZO/SiN_x/MoW and (d) the selected area diffraction pattern of the IGZO channel

Figure 1(c) shows the TEM bright-field image of the stack of SiO_x/IGZO/SiN_x/MoW, indicating that the IGZO film is uniform and dense. Figure 1(d) shows the selected area diffraction pattern (SADP) of the IGZO channel layer. The crystalline phase was in the amorphous state and there was no observable microstructure such as a grain boundary.




Fig. 2. (a) Representative transfer characteristics of an a-IGZO TFT with W/L=10/50 μm and an ESL. (b) The output characteristics of the a-IGZO TFT with the ESL.

Figure 2(a) shows the representative transfer characteristics of an a-IGZO TFT with W/L=10/50μm and an ESL. The threshold voltage was defined by the gate voltage, which induces a drain current of L/W × 10 nA at a V_{DS} of 5.1 V. The apparent field-effect mobility (μ_{FE}) induced by the transconductance at a low drain voltage (V_{DS} ≤ 1V) is determined by

$$\mu_{FE} = \frac{Lg_m}{WC_iV_{DS}} \quad (1)$$

where C_i and g_m are the gate capacitance per unit area and the transconductance, respectively.

For an a-IGZO TFT without an ESL, severe degradations of the field-effect mobility and S value were observed: the μ_{FE} and S value were 5.0 cm²/Vs and 3.5V/dec, respectively. This result can be attributed to the creation of traps due to the plasma damage to the back channel of the IGZO layer during the patterning of the source/drain electrodes. In contrast, the a-IGZO TFT with an ESL exhibited a high μ_{FE} of 35.8 cm²/Vs, an S value of 0.59 V/dec, a threshold voltage of 5.9V and an I_{ON/OFF} of 4.9×10⁶, as shown in Fig. 2(a). These improvements in the field-effect mobility, S value, and I_{ON/OFF} ratio of the TFTs with the ESL were reflected in the excellent output

characteristics of the device, which exhibited a clear pinch-off and drain current saturation, as shown in Fig. 2(b).

Figure 3(a) shows the dependence of the channel length on the apparent field-effect mobility of the a-IGZO TFTs. The apparent maximum field-effect mobility of the a-IGZO TFTs decreased from 35.8 to 14.8 cm^2/Vs as the channel length decreased from 50 to 10 μm . In the literature, it was reported that the fringing electric field effects that lead to additional current flow beyond the device edges is responsible for the W/L dependence [12]. However, the fringing electric field cannot be the reason for this because, in our devices, the transistor widths were defined by the active layer width itself. We believe that the a-IGZO transistors are contact limited at short channel lengths. The diminution of the apparent field-effect mobility for short channel devices is due to the existence of parasitic source/drain resistance (R_{SD}) on the potential distribution across the channel layer. That is, the externally applied voltages are divided in the channel and source/drain contact regions, due to the non-ideal ohmic contact. Therefore, the magnitude of the actual drain current decreases. As a result, the apparent μ_{FE} extracted without considering the effect of R_{SD} , underestimates the true field-effect mobility. This effect is more serious for short channel devices, because their smaller channel resistance makes the effect of the voltage drop on the contact resistance larger.

In order to estimate the true channel mobility, the R_{SD} was extracted by using the following relationship for the mobility:

$$\mu_{FE} \approx \mu_0 \frac{L}{L + \mu_0 W C_i R_{SD} (V_{GS} - V_T)} \quad (2)$$

where μ_0 is the true mobility of the a-IGZO material and μ_{FE} is the apparent field-effect mobility [13-14]. The above equation (2) was used to fit the experimental data in Fig. 3(b). The extracted value of R_{SD} for the a-IGZO TFT was 101 $\text{k}\Omega$. Because the channel width is 10 μm , the width-normalized $R_{SD} \cdot W$ was 101 Ωcm . Therefore, the true channel mobility for a-GIZO transistor was extracted to 37.9 cm^2/Vs .

The R_{SD} of the a-IGZO TFTs was also calculated by determining the device on-resistance (R_{ON}) from the linear region of the transfer characteristics and plotting the width-normalized $R_{ON} \cdot W$ as a function of the channel length for different gate voltages [15]. The inset in Fig. 3(b) shows the device $R_{ON} \cdot W$ as a

function of L at $V_{DS} = 5.1\text{V}$ for the a-GIZO TFTs. The $R_{SD} \cdot W$ for the a-IGZO TFTs, which is extracted at the y-axis intercept of the extrapolated linear fit of $R_{ON} \cdot W$ versus L , is approximately 113 Ωcm for $V_{GS}=25\text{V}$. It can be shown that $R_{SD} \cdot W$ itself was a function of the gate voltage: the observed behavior wherein the gradual reduction of $R_{SD} \cdot W$ tails off at a higher gate voltage was also reported for organic TFTs having a large contact resistance [15]. As shown in the inset of Fig. 3(b), a similar $R_{SD} \cdot W$ value (113 Ωcm) was obtained using the transmission line method, indicating that the dependence of the channel length on the apparent field-effect mobility originates from the R_{SD} .




Fig. 3. (a) Dependence of the channel length on the apparent mobility of the a-IGZO TFTs. (b) The extracted field-effect mobility as a function of channel length and the fitting result considering the R_{SD} : the inset shows the device $R_{ON}W$ as a function of L at $V_{DS} = 5.1\text{V}$.

Figure 4 shows the display image of 4.1 inch AMOLED display, which was driven by bottom gate a-IGZO TFTs. The developed display has the pixel number of $176 \times \text{RGB} \times 220$ at the resolution of 69 ppi. Its sub-pixel pitch is the $123 \times 369 \mu\text{m}^2$ with the aperture ration of 31% and the pixel element of two transistors and one capacitor. In order to emphasize the transparency of a-IGZO TFTs, the both top and bottom emitting transparent OLED structure was adopted: the semitransparent cathode and transparent anode were used in order to emit the light in the direction of top and bottom. It is noted that the turn-on voltage in top-only emission OLED device is higher than that in bottom-only emission, which is due to the semitransparent electrode. Thus, the transparency of the cathode determines the ratio of the light between top-side and bottom-side. Because the luminescence efficiency of top-side device is less than that of bottom-side approximately by two times, the aperture

ratio of top-emission was designed to 60% to guarantee the same peak luminescence. The transmittance of the AMOLED panel was more than 20%. The higher aperture ratio in the device and higher transmittance in the semitransparent cathode will give the high transparent device. Our demonstration of transparent AMOLED by using a-IGZO TFTs confirmed the applicability of transparent AMOLED in the wide range of new uses, for example, architectural windows for home entertainment and teleconferencing purposes, auto-motive windshields for navigation and warning systems, and novel helmet-mounted or "heads-up" systems for virtual reality, industrial and medical applications.



Fig. 4. Display image of transparent 4.1inch QCIF AMOLED driven by a-IGZO TFTs.

4. Summary

In summary, the a-IGZO TFT fabricated with an etch stopper exhibited a high field-effect mobility of $35.8 \text{ cm}^2/\text{Vs}$, an S value of $0.59 \text{ V}/\text{dec}$, and an $I_{\text{on/off}}$ ratio of 4.9×10^6 . The effect of the channel length on the field-effect mobility was investigated. The apparent maximum μ_{FE} of the a-IGZO TFTs was reduced from 35.8 to $14.8 \text{ cm}^2/\text{Vs}$ with decreasing channel length. The drop of the apparent field-effect mobility in the short channel device was due to the existence of R_{SD} ($\sim 101 \text{ k}\Omega$ with a channel width of $10 \mu\text{m}$). By using bottom gate a-IGZO TFTs as a backplane, we successfully fabricated 4.1" QCIF AMOLED panel, which had the capability of both sides emission and transparency ($>20\%$).

5. References

1. K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, *Nature (London)* 432, 488 (2004).
2. H. Yabuta, M. Sano, K. Abe, T. Aiba, T. Den, H. Kumomi, K. Nomura, T. Kamiya, and H. Hosono, *Appl. Phys. Lett.* 89, 112123 (2006).
3. H. Ozgur, Ya. I. Alivov, C. Liu, A. Teke, M. A. Reshchikov, S. Dogan, V. Avrutin, S.-J. Cho, and H. Morkoc, *J. Appl. Phys.* 98, 041301 (2005)
4. K. Nomura, H. Ohta, K. Ueda, T. kamiya, M. Hirano, and H. Hosono, *Science* 300, 1269 (2003).
5. R. L. Hoffman, B. J. Norris, and J. F. Wager, *Appl. Phys. Lett.* 82, 733 (2003).
6. P. F. Garcia, R. S. McLean, M. H. Reilly, and G. Nunes, Jr., *Appl. Phys. Lett.* 82, 1117 (2003).
7. Y. Kwon, Y. Li, Y. W. Heo, M. Jones, P. H. Holloway, D. P. Norton, Z. V. Park, and S. Li, *Appl. Phys. Lett.* 84, 2685 (2004).
8. H. Q. Chiang, J. F. Wager, R. L. Hoffman, J. Jeong, and D. A. Keszler, *Appl. Phys. Lett.* 86, 013503 (2005).
9. N. L. Dehuff, E. S. Kettenring, D. Hong, H. Q. Chiang, J. F. Wager, R. L. Hoffman, C. H. Park, and D. A. Keszler, *J. Appl. Phys.* 97, 064505 (2005).
10. I. D. Kim, M. H. Lim, K. T. Kang, H. G. Kim and S. Y. Choi, *Appl. Phys. Lett.* 89, 022905 (2006).
11. J. I. Song, J. S. Park, H. Kim, Y. W. Heo, J. H. Lee, J. J. Kim, G. M. Kim and B. D. Choi, *Appl. Phys. Lett.* 90, 022106 (2007).
12. E. M. C. Fortunato, P. M. C. Barquinha, A. C. M. B. G. Pimentel, A. M. F. Concalves, A. J. S. Marques, L. M. N. Pereira, and R. F. P. Martins, *Adv. Mater.* 17, 590 (2005).
13. D. K. Schroder, *Semiconductor Material and Device Characterization*, 3rd ed. (John Wiley & Sons, Hoboken, NJ, 2006), Chap. 4, p.208.
14. K. Y. Chan, E. Bunte, H. Stiebig and D. Knipp, *Appl. Phys. Lett.* 89, 203509 (2006).
15. J. Zaumseil, K. W. Baldwin, and J. A. Rogers, *J. Appl. Phys.* 93, 6117 (2003).