

## Interface engineering for high-k dielectric integration on III-V MOSFETs

이성주  
성균관대학교 성균나노과학기술원 (SAINT)

### 초 록

In this work, we report the comprehensive study of performance enhancement of InGaAs n-MOSFET by plasma PH<sub>3</sub> passivation. The calibrated plasma PH<sub>3</sub> passivation of the InGaAs surface before CVD high-k dielectric deposition significantly improves interface quality, resulting in suppressed frequency dispersion in C-V, increase in drive-current with high electron mobility, and excellent thermal stability.

### 1. 서론

The dominance of silicon technology enabled by geometrical scaling is considered to encounter its downsizing limit in next few generations [1]. Among several emerging technologies and approaches replacing conventional silicon-based planar CMOS devices, III-V compound semiconductor MOSFETs stand out to hold promise as potential device candidates to be integrated onto the silicon platform for enhancing circuit functionality and also for extending Moore's Law [2]. The development of surface passivation techniques with proper high-k gate dielectric is one of the most critical requirements for successful implementation of III-V MOSFETs. In this work, we report the plasma PH<sub>3</sub> passivation on InGaAs channel with HfO<sub>2</sub> and HfAlO dielectrics and the performances of n-MOSFETs fabricated by self-aligned gate - first process.

### 2. 본론

By using UHV multi-chamber CVD system, a plasma-PH<sub>3</sub> treatment (1%PH<sub>3</sub>/N<sub>2</sub>), MOCVD HfO<sub>2</sub> (Hf(OC(CH<sub>3</sub>)<sub>3</sub>)<sub>4</sub>andO<sub>2</sub>) and HfAlO(HfAl(MMP)<sub>2</sub>(OiPr)<sub>5</sub>) deposition, and post deposition annealing were subsequently conducted without breaking vacuum. A sputtered TaN was deposited as gate electrode and patterned by Cl gas based reactive ion etching. S/D was implanted with Si at 50KeV with a dose of 1×10<sup>14</sup>cm<sup>-2</sup> and activated at 600°C for 60 sec, 700°C 10 sec and 750 °C 5 sec by RTA (Rapid Thermal Annealing). AuGe/Ni/Au and Ti/Pt/Au contacts were deposited for front and backside contacts.

Fig. 1 shows the I<sub>d</sub>-V<sub>g</sub> characteristics for the directly deposited and passivated InGaAs n-MOSFET of 4 mm gate length. By using plasma PH<sub>3</sub> passivation, the mean subthreshold slope is 100 mV/dec, I<sub>on</sub>/I<sub>off</sub> ratio from 5 orders to 6 orders, drain induced barrier lowering (DIBL) from 92 to 18m V/V.

By grounding the substrate and measuring the capacitance between gate and S/D, the C-V characteristic is measured from low frequency of 500 Hz to high frequency 1 MHz, exhibiting very low frequency dispersion (< 5%).

Thermal stability study of plasma-PH<sub>3</sub> passivated HfAlO/ In<sub>0.53</sub>Ga<sub>0.47</sub>As gate stack up to 800°C anneal shows the negligible changes in the EOT, frequency dispersion, hysteresis and D<sub>it</sub> after 800°C anneal with slight increase in leakage current and C-V shift (Fig. 2).




Fig. 1. Drain current at the subthreshold region.  $I_d$ - $V_g$  of InGaAs n-MOSFET of  $4\mu\text{m}$  gate length for passivated MOSFET (solid) and directly deposited control (dashed).




Fig. 2. Split C-V and I-V (inset) curves of Plasma- $\text{PH}_3$  passivated devices measured up to  $800^\circ\text{C}$

### 3. 결론

In summary, a calibrated plasma  $\text{PH}_3$  treatment forming a  $\text{P}_x\text{N}_y$  interface layer provides high interface quality and performance improvement for high-k/InGaAs integration.

### 참고문헌

1. ] ITRS 2009 edition
2. S. Takagi et al., VLSI Symposium 147, 2010