

# Design and Process of Vertical Double Diffused Power MOSFET Devices

## (二重擴散 方法에 의한 垂直構造形 電力用 MOSFET의 設計 및 工程)

劉 賢 奎, 權 相 直, 李 仲 煥, 權 五 準, 康 英 一

(Hyun Kyu Yu, Sang Jik Kwon, Joong Whan Lee, Oh Joon Kwon  
and Young Il Kang)

### 要 約

이중확산공정에 의한 수직구조의 전력 MOSFET (VDMOS)를 설계 및 제작하고 그 성능에 대하여 기술하였다. 안티몬 (Sb)이 약  $7 \times 10^{17} \text{ cm}^{-3}$  도우핑된 초기 실리콘기판( $N^+$ ) 위에 비저항 약  $12\Omega\text{-cm}$ , 두께  $32\mu\text{m}$ 의 에피층( $N^-$ )을 성장시켰다. 폭  $21\mu\text{m}$ 의 폴리실리콘에 의해  $P^-$  및  $N^+$  확산공정을 자기정렬(self align) 방식으로 수행하여 게이트 및 소오스를 형성하였고, 이때  $P^-$  채널 길이를  $1\sim 2\mu\text{m}$  정도로 조정하였다. 도통저항(on-resistance,  $R_{on}$ )을  $1\Omega$ 정도 유지시키면서 소자의 항복전압을 증가시키기 위하여 세 겹의  $P^+$  확산띠 (guard ring)를 칩 주변에 배치하였다. 칩 면적  $4800\mu\text{m} \times 4840\mu\text{m}$ 인 전력 MOSFET는 항복전압  $410\sim 440\text{V}$ , 허용전류  $5\text{A}$ 이상,  $R_{on}$   $1.0\sim 1.2\Omega$ 의 특성을 보였다.

### Abstract

The design, fabrication and performance of a vertical double diffused power MOSFET (VDMOS) were described. On the antimony (Sb) doped ( $\sim 7 \times 10^{17} \text{ cm}^{-3}$ ) silicon substrate ( $N^+$ ), epitaxial layer ( $N^-$ ) was grown. The thickness and the resistivity of this layer were  $32\mu\text{m}$  and about  $12\Omega\text{-cm}$ , respectively. The  $P^-$  channel length which was controlled by sequential  $P^-/N^+$  double diffusion method was about  $1\sim 2 \mu\text{m}$ , and was processed with the self alignment of  $21 \mu\text{m}$  width poly silicon. To improve the breakdown voltage with constant on-resistance ( $R_{on}$ ) about  $1\Omega$ , three  $P^+$  guard rings were laid out around main pattern. With chip size of  $4800 \mu\text{m} \times 4840 \mu\text{m}$ , the VDMOS has shown breakdown voltage of  $410\sim 440 \text{ V}$ , on-resistance within  $1.0\sim 1.2\Omega$  and the current capability of more than  $5\text{A}$ .

### I. Introduction

Until recently, silicon bipolar transistor is the major active components of medium

to high frequency power amplification and switching applications due to a high average chip current density and good geometrical control of the active transit region width [1,2].

However, field effect transistors (FET's) offer several attractive features as high power devices[3-7]. First, these devices have a high switching speed due to the absence of minority carrier storage effect. Second, these devices

\*正會員, 韓國電子通信研究所

(Electronics and Telecommunications Research Institute)

接受日字: 1986年 8月 20日

have a higher input impedance than bipolar transistors, which greatly simplifies the gate drive circuit. In addition, the negative temperature coefficient of the drain current in these devices allow their operation to be in parallel without the thermal runaway problem that is prevalent in bipolar transistors. Further, since these transistors are majority carrier devices, the processing of these devices does not require the stringent controls on the minority carrier lifetime that is necessary during the fabrication of bipolar transistors. These superior capabilities has arisen primarily through the use of double diffusion techniques to achieve short active channels and the incorporation of a lightly doped drift region between the channel and the drain contact, which largely supports the applied voltage.

Many different structures have been proposed to implement these new devices such as the lateral double diffused transistor (LDMOS), the vertical double diffused transistor (VDMOS), and the V-groove double diffused transistor (VMOS). The three DMOS structures are shown in cross section in Fig. 1.

The choice of (100) material for LDMOS and VDMOS provides the improvement in electron inversion layer mobility and electron scattering limited velocity. These effects result in lower channel resistance and higher device transconductance per unit width in the LDMOS and VDMOS structures. The VMOS is constrained to have its channel along an etched (111) surface<sup>[8]</sup>. For this reason, VMOS may itself brings on higher  $Q_f$  that causes impact on other device parameters such as noise performance in linear amplifications. Other disadvantages of the nonplanar device are the fabrication difficulties in terms of metal coverage and photolithography. On the otherside, the VMOS and VDMOS structures require only two of the electrodes on the top surface. This would tend to indicate that they should be capable of higher packing density than the LDMOS which has the drain connection on the top surface<sup>[9]</sup>. Taking these effects into consideration, VDMOS has been adapted to be the best for achieving high breakdown voltages as well as high current handling capability.

This paper describes the VDMOS power




Fig. 1. Cross sections of three high voltage DMOS devices.

- (a) LDMOS,
- (b) VDMOS,
- (c) VMOS.

transistor using silicon gate MOS IC technology. The design and the process parameters are optimized to provide 410~440V drain-source breakdown voltage with more than 5 A drain current and  $1.0\sim 1.2\Omega$  on-resistance.

## II. Design and Fabrication

### 1. Design Considerations

The  $N^-$  epi-layer should be so much thick and high-resistive to be depleted far enough before avalanche breakdown occurs. That is for advancing the source-drain breakdown voltage. The source is shorted to P-well. However, too much thick and high-resistive  $N^-$  epi-layer also raises on-resistance,  $R_{on}$ . For these reasons the most important design

trade-off for power MOSFET's is that between on-resistance and breakdown voltage.

A proper design procedure of the power MOSFET and the minimization of the ideal  $N^-$  epitaxial layer resistance for a given desired breakdown voltage  $V_B$  (100~1000V range) have been discussed by C. Hu et al.<sup>[10]</sup>. Assuming a uniform doping level in the  $N^-$  epi-layer, the optimum thickness  $W$ , and the resistivity  $\rho$  are

$$W = 1.74 \times 10^{-6} \times V_B^{1.2} \text{ cm} \quad (1)$$

$$\rho = 4.55 \times 10^{-3} \times V_B^{1.3} \Omega \cdot \text{cm}. \quad (2)$$

Using (1) and (2) we chose  $W$  and  $\rho$  as  $25.5 \mu\text{m}$  and  $12 \Omega \cdot \text{cm}$  respectively to obtain 400 V breakdown characteristics with 10% safety margin.

The on-resistance  $R_{ON}$  is determined by a series combination of several elements (Fig. 2-(a))<sup>[10]</sup>. For a high voltage device, the largest contribution to  $R_{ON}$  is the resistance of the epitaxial layer below the gate

$$R_{epi} = R_{ideal} \cdot \gamma_{epi} = \rho \cdot \frac{W}{A} \gamma_{epi} \quad (3)$$

where  $A$  is the total active device area,  $\gamma_{epi}$  is the spreading resistance factor.  $\gamma_{epi}$  has been estimated with  $45^\circ$  spreading-angle model for linear geometry<sup>[10]</sup>.

JFET resistance ( $R_j$ ) was considered as the second element of  $R_{ON}$  by the presence of parasitic JFET between adjacent P wells as shown in Fig. 2-(b). A trapezoid model is used for the calculation of  $R_j$ . If the depletion region width is negligible compared to well spacing,  $R_j$  can be predicted as

$$R_j = \frac{\rho \cdot W_j}{a/(s+a)} \frac{1}{A} \quad (4)$$

where  $W_j$  is the junction depth of the well and  $s$  is the well width. When the ratio of neck area to cell area is less than 40%, the other elements are much smaller than  $R_{epi} + R_j$ . The total on-resistance can be written

$$R_{ON} \simeq R_{epi} + R_j \quad (5)$$

To meet fabrication compatibility and





Fig. 2. (a) The four components of on resistance are shown for a power VDMOS transistor.

(b) Definition of  $R_j$  and  $R_{epi}$ . Current is assumed to flow within  $\alpha^\circ$  spreading-angle. The narrowest part is the neck of the JFET.

minimization of  $R_{ON}$  ( $<1\Omega$ ) with fixed  $\rho$  and  $W$ , we chose the ratio of neck area to cell area as 30%. Design rules for the device was  $6\mu\text{m}$  minimum feature sizes and  $2\mu\text{m}$  alignment tolerances. Considering that lateral diffusion length is  $4\mu\text{m}$  by double diffusion technology, we set poly width and poly to poly distance all  $21\mu\text{m}$ . This paper adapted the stripe cell geometry which has  $7\mu\text{m} \times 7\mu\text{m}$  contact size.

To improve the breakdown voltage with constant on-resistance,  $P^+$  guard rings were applied around the active region<sup>[11]</sup>. Three guard rings were each apart from active region  $20\mu\text{m}$ ,  $50\mu\text{m}$ ,  $84\mu\text{m}$ , respectively, and their widths were all the same as  $10\mu\text{m}$ . The edge of the 3rd guard ring was surrounded by equipotential metal line for channel stopping which has gap as  $34\mu\text{m}$ .

2. Device Fabrication

In Fig. 3, the VDMOS fabrication steps are shown. Highly doped Sb ( $\sim 7 \times 10^{17} \text{ cm}^{-3}$ ),  $\text{N}^+$  substrates were used; the  $\text{N}^-$  layers were grown with conventional epitaxial techniques. The thickness and the resistivity of the epitaxial layer were approximately  $32\mu\text{m}$  and  $12\Omega\text{-cm}$  respectively.

An initial  $\text{SiO}_2$  film was grown with 2000 Å thickness (Fig. 3-(a)). After delineating the  $\text{P}^+$  region and etching away the film, boron implantation of  $3 \times 10^{14} \text{ cm}^{-2}$  dose was performed using 100 KeV energy. The drive-in for the boron and  $\text{P}^+$  doped oxide growing were carried at  $1150^\circ\text{C}$  for 60 minutes in  $\text{N}_2$  gas and at  $950^\circ\text{C}$  for 150 minutes in wet  $\text{O}_2$  ambient respectively. The resulting  $\text{P}^+$  oxide thickness was 5000Å (Fig. 3-(b)). And then defining of the active region, gate oxidation, poly silicon

deposition and poly doping process were followed. The gate oxide was thermally grown to a thickness of 1500 Å using  $\text{C}_2\text{HCl}_3/\text{O}_2$  ambient at  $1000^\circ\text{C}$  for 200 minutes. Poly silicon deposited at  $625^\circ\text{C}$  with 5500 Å thickness, was doped with phosphorus under  $\text{POCl}_3$  at  $950^\circ\text{C}$  (Fig. 3-(c)). After delineating poly silicon gate by dry etching, boron implantation ( $\text{P}^-$  implantation) and gate oxide layer etching were carried successively.  $\text{P}^-$  implantation was processed by  $1 \times 10^{14} \text{ cm}^{-2}$  of boron using 80 KeV energy.  $\text{P}^-$  diffusion was performed at  $1150^\circ\text{C}$  for 720 minutes. The  $\text{P}^-$  oxide was grown to a thickness of 1500 Å (Fig. 3-(d)). Removing  $\text{P}^-$  oxide carefully,  $\text{N}^+$  predeposition was followed under  $900^\circ\text{C}$  in  $\text{POCl}_3/\text{O}_2$  ambients for 10 minutes and in  $\text{N}_2$  gas for 10 minutes sequentially.  $\text{N}^+$  oxidation and drive-in were performed with  $925^\circ\text{C}$ ,  $\text{O}_2$  ambient for 30 minutes. These  $\text{P}^-/\text{N}^+$  double diffusion




Fig. 3. Processing steps for VDMOS.

processes are key steps to control the channel length, threshold voltage stability, and  $P^+/P^-$  junction depth. The difference in lateral diffusion between the  $P^-$  and  $N^+$  regions forms a controllable 1 to 2  $\mu\text{m}$  channel length along the surface. The sequential diffusion processes made the final vertical junction depth of  $P^+$ ,  $P^-$  and  $N^+$  as 6.5  $\mu\text{m}$ , 4  $\mu\text{m}$  and 2.5  $\mu\text{m}$ , respectively. After depositing 6000 $\text{\AA}$  thickness of  $\text{SiO}_2$  which has 8% phosphorus concentration, PSG flowing was performed at 925 $^\circ\text{C}$ ,  $\text{H}_2/\text{O}_2$  ambient (Fig. 3-(e)). The PSG film and underlying  $N^+$  oxide were etched out carefully. For reducing  $N^+$  source to metal contact resistance, plug doping process was carried at 1000 $^\circ\text{C}$  with  $\text{POCl}_3/\text{O}_2$  ambient (Fig. 3-(f)). After etching the plug and  $P^+$  oxide successively, 2% Si-Al alloy was sputtered for the gate and source electrodes (Fig. 3-(g)). Silicon nitride film was deposited by PECVD as passivation layer (Fig. 3-(h)). For back side (drain) metallization, Cu-Zn alloy was used.


A surface photomicrograph of the completed device structure is shown in Fig. 4(a). A cross section of the device after angle lapping and junction delineation is shown in Fig. 4(b). Gate and source pad area were 680  $\mu\text{m} \times 720 \mu\text{m}$  and 900  $\mu\text{m} \times 1280 \mu\text{m}$  respectively. The chip area including guard ring was 4800  $\mu\text{m} \times 4840 \mu\text{m}$ , and was assembled in T0-220 and T0-3 package.

### III. Results and discussions


#### 1. Breakdown and on-resistance characteristics

Resistivity and thickness of the epi-layer was measured by C-V plot method and film thickness gauge (FTG), respectively. The breakdown voltage and on-resistance characteristics of this device were compared with the values expected from (3), (4) and (5) (Table 1). The active area (A) excluding guard rings and bonding pads is 16.4  $\text{mm}^2$ . The well junction depth ( $W_j$ ), well width (s) and well spacing (a) are 6.5  $\mu\text{m}$ , 29  $\mu\text{m}$  and 13  $\mu\text{m}$  respectively.

As shown in table 1, on resistances of devices have about 2 ~ 3 times higher than theoretical values. The reasons for this differences may come from the unstabilities of fabrication



(a)



(b)

Fig. 4. (a) Photograph of the VDMOS power transistor.  
(b) Photograph of device cross section delineated by angle lapping and junction staining techniques.

Table 1. Comparison of some experimental breakdown and on-resistance characteristics with expected value.

$T_e P_1^{*1}$ ( $\mu\text{m}$ )	$\rho_e P_1$ ( $\Omega\text{-cm}$ )	BV (V)	$R_{on}$ ( $\Omega$ )	$R_{e P_1}^{*2}$ ( $\Omega$ )	$R_s^{*2}$ ( $\Omega$ )	$R_{on}^{*2}$ ( $\Omega$ )
27.6	19	380	1.9	0.37	0.24	0.61
27.7	14	380	1.3	0.27	0.18	0.45
29.3	14	380	1.4	0.29	0.18	0.47
27.2	15	380	1.5	0.28	0.19	0.47
32.2	12	430	1.1	0.29	0.15	0.44
25.0	6	310	0.5	0.10	0.08	0.18

\* 1 :  $T_e P_1 = W + W$

\* 2 : Expected value from (3), (4) and (5)

process such as the epitaxial layer growth,  $P^-$  double diffusion, and so on.

2. Guard Ring Effect on Breakdown Voltage

In Fig. 5, the breakdown voltage of the guard ring structure has shown to be a relatively sensitive function of the separation between the main junction and the guard ring. Guard ring spaces were varied from 10  $\mu\text{m}$  to 80  $\mu\text{m}$  with 0.010  $\sim$  0.015  $\Omega\text{-cm}$  of substrate resistivities.




Fig. 5. Breakdown voltage vs guard ring space.

For this substrate,  $3 \times 10^{14} \text{ cm}^{-2}$  and  $6 \times 10^{14} \text{ cm}^{-2}$  of boron were implanted with 100 KeV energy. In fact, these guard rings are made at P<sup>+</sup> diffusion process. Within the ranges of implant dose and sheet resistance, the optimum guard ring space was 20  $\mu\text{m}$ . Compared with no guard ring function, the guard ring structure having 20  $\mu\text{m}$  space showed the improvement of about 30 to 40 percent in breakdown voltage. Using this result, three guard rings were adapted in main chip. The space distances between junctions were 20  $\mu\text{m}$ , 20  $\mu\text{m}$  and 24  $\mu\text{m}$ , respectively.

The reason of multi guard ring is illustrated in Fig. 6 [1].

The depletion layer is initially associated with the main junction P<sub>0</sub>, and extends outward with increasing reverse bias. The spacing between P<sub>0</sub> and P<sub>1</sub> is such that punch through occurs before the avalanche breakdown voltage of the cylindrical junction associated with P<sub>0</sub>. Thus the maximum electric field across the main junction P<sub>0</sub> is limited, any further increase in reverse voltage is taken up by P<sub>1</sub> until




Fig. 6. Diffused field-limiting ring.

the depletion layer punches through to P<sub>2</sub>, and so on. Ultimately, the device breakdown at cylindrical junction is associated with the last diffused ring. To avoid excessively large chip area, practical number was limited to three guard rings. A test chip which has 200 times reduced active area with a combination of three guard rings and metal equipotential ring is shown in Fig. 7. Metal equipotential ring was set for the improvement of the device reliability.





Fig. 7. A full photograph of reduced test chip with three guard rings and metal equipotential ring.


Fig. 8-(a) and (b) show the breakdown characteristics of the test chip. Compared with no-guard-ring device (Fig. 8-(a)), three-guard-ring device (Fig. 8-(b)) has 30 percent increase of breakdown voltage. As shown in Fig. 8-(b), 430 V of breakdown voltage could be obtained.

3. Main Chip Characteristics

Fig. 9-(a) and (b) show the linear and




(a)




(b)

**Fig. 8.** Breakdown characteristics of test chip; (a) no-guardring, (b) combination of three-guard-rings and metal equipotential ring.



(a)



(b)

**Fig. 9.** (a) Linear, (b) Saturation characteristics of main chip.

saturation characteristics of main chip.

From Fig. 9-(a), it can be seen that on-resistance ( $R_{on}$ ) is  $1.1 \Omega$ . The threshold voltage  $V_{gs(th)}$  is defined as the gate-source bias required for a drain-source current of 1 mA. The summary of the power MOSFET parameters was listed in Table 2.

Shown in Fig. 10 is the switching test circuit and response of the device in a T0-220 package. With a 10 V, 200  $\mu s$  pulse applied to the plate, the characteristics shown in Fig. 9-(b) are measured at the output. Turn-on delay, rise, turn-off delay and fall time were 60 ns, 40 ns, 100 ns, respectively.

**IV. Conclusion**


The design, fabrication, and device measure-

**Table 2.** VDMOS electrical data and test conditions.


Code;PM07 #09. Package;T0-220

ELECTRICAL CHARACTERISTICS			
Parameter	Measurement	Unit	Test Conditions
$BV_{ds}$	410~440	V	$V_{gs}=0, I_d=1mA$
$V_{gs(th)}$	4.0~4.2	V	$V_{ds}=V_{gs}, I_d=1mA$
$R_{ds(on)}$	1.0~1.2	ohm	$V_{gs}=10V, I_d=2.5A, \text{pulse test}$
$I_d(on)$	> 5	A	$V_{gs}=10V, V_{ds}=10V$
$g(fs)$	3.0	A/V	$V_{ds}=10V, I_d=2.0A, \text{pulse test}$
$C_{in}$	2000	pf	$V_{gs}=0, V_{ds}=25V, f=1MHz$
$t_d(on)$	60	ns	$V_{ds}=200V$
$t_r(\text{rise})$	40	ns	$V_{gs}=0 \text{ to } 10V \text{ pulse test}$
$t_d(off)$	100	ns	(200 $\mu s$ , 0.5% duty cycle)
$t_f(\text{fall})$	50	ns	$R_{\theta j-c}=62ohm, R_{\theta j-e}=50ohm$ $I_d \text{ about } 3 A$

ments for a high voltage vertical double diffused MOSFET have been discussed. The process was that  $N^-/N^+$  epitaxial wafer was used as the



(a)



(b)

**Fig. 10.** Illustration of the dynamic switching capability of the VDMOS transistor  
 (a) Test circuit.  
 (b) Output response.

starting material and  $P^+N^+$  double diffusion was involved, simultaneously forming  $P^+$  guard rings around the chip. Using these techniques and  $12 \Omega\text{-cm}$ ,  $32 \mu\text{m}$  thick  $N^-$  epi-layer, drain breakdown voltage as high as 430 V, on-resistance as low as  $1.1 \Omega$  and current capability more than 5 A were achieved within an area of  $4800 \mu\text{m} \times 4840 \mu\text{m}$ .

## References

[1] S.K. Ghandhi, *Semiconductor Power Devices - Physics of Operation and Fabrica-*

*tion Technology*. Wiley New York, pp. 34-90, 141-261, 1977.

- [2] S.M. Sze, *Physics of Semiconductor Devices*, 2nd ed., Wiley New York, pp. 169-174, 1981.
- [3] B.J. Baliga, et al., "The evolution of power device technology", *IEEE Trans. Electron Devices*, vol. ED-31, pp. 1570-1591, Nov. 1984.
- [4] E. Fong, et al., "Power DMOS for high-frequency and switching applications", *IEEE Trans. Electron Devices*, vol. ED-27, pp. 322-330, Feb. 1980.
- [5] B.J. Baliga, "A power junction gate field-effect transistor structure with high blocking gain", *IEEE Trans. Electron Devices*, vol. ED-27, pp. 368-373, Feb. 1980.
- [6] J.D. Meindl, et al., "A high voltage MOS switch", *IEEE J. Solid-State Circuits*, vol. SC-10, pp. 136-146, June 1975.
- [7] J.D. Meindl, et al., "An experimental and theoretical analysis of double-diffused MOS transistors", *IEEE J. Solid-State Circuits*, vol. SC-10, pp. 322-331, Oct. 1975.
- [8] C.A.T. Salama, et al., "Nonplanar power field-effect transistor", *IEEE Trans. Electron Devices*, vol. ED-25, pp. 1222-1228, Oct. 1978.
- [9] J.D. Plummer, et al., "Modeling of the on-resistance of LDMOS, VDMOS and VMOS power transistors", *IEEE Trans. Electron Devices*, vol. ED-27, pp. 356-367, Feb. 1980.
- [10] C. Hu, et al., "Optimum design of power MOSFET's", *IEEE Trans. Electron Devices*, vol. ED-31, pp. 1693-1700, Dec. 1984.
- [11] M.S. Adler, et al., "Theory and breakdown voltage for planar devices with a single field limiting ring", *IEEE Trans. Electron Devices*, vol. ED-24, pp. 107-113, Feb. 1977.