Design of a Technology Mapping System for Logic Circuits

논리 회로의 기술 매핑 시스템 설계

This paper presents an efficient method of mapping Boolean equations to a set of library gates. The proposed system performs technology mapping by graph covering. To select optimal area cover, a new cost function and local area optimization are proposed. Experimental results show that the proposed algorithm produces effective mapping using given library.