Characteristics of Gate Electrode for WSi2/CVD-Si/SiO2

WSi2/CVD-Si/SiO2 구조의 게이트 전극 특성

  • 박진성 (조선대학교 재료공학과) ;
  • 정동진 (삼성전자(주) 반도체부문 기반기술센터) ;
  • 이우성 (삼성전자(주) 반도체부문 기반기술센터) ;
  • 이예승 (삼성전자(주) 반도체부문 기반기술센터) ;
  • 문환구 (삼성전자(주) 반도체부문 기반기술센터) ;
  • 김영남 (삼성전자(주) 반도체부문 기반기술센터) ;
  • 손민영 (삼성전자(주) 반도체부문 기반기술센터) ;
  • 이현규 (조선대학교 재료공학과) ;
  • 강성철 (삼성전자(주) 반도체부문 기반기술센터)
  • Published : 1993.01.01

Abstract

In the WSi2/CVD-Si/SiO2 polycide structure, electrode resistance and its property were studied as a function of deposition temperature and thickness of CVD-Si, diffusion condition of POCl3, and WSi2 being deposited or not. Resistivity of poly-Si is decreased with increment of thickness in the case of POCl3 diffusion of low sheet resistance, but it is increased in the case of high sheet resistance. The resistivity of amorphous-Si is generally lower than that of poly-Si. Initial sheet resistance of poly-Si/WSi2 gate electrode is affected by the thickness and resistance of poly-Si layer, but final resistance after anneal, 900$^{\circ}C$/30min/N2, is only determined by WSi2 layer. Flourine diffuses into SiO2, but tungsten does not. In spite of out-diffusion of phosphorus into WSi2 layer, the sheet resistance is not changed.

Keywords

References

  1. IEEE Trans.Electron Devices v.ED-29 T.Shibata;K.Heida;M.Konaka
  2. Kor.Inst.Tele.Elect. Thin Oxide Degradation by Ti-Polycide Gate in MOS Device J.S.Park;W.S.Lee;D.J.Jung(et al.)
  3. IEEE Trans.Electron Devices. v.36 no.5 The Effect of Flourine in Silicon Dioxide Gate Dielectrics P.J.Wright;K.C.Saraawat
  4. Appl.Phys.Lett. v.50 Flourine in Low-pressure Chemical Vapor Deposited W/Si contact structures:Inclusion and Thermal Stability H.J.Whitlow(et al.)
  5. Inter.Reh.Phys 29th Annul Proc. Two Dimensional Inhomogeneous Structure at Gate-Electrode/Gate-Insulator Interface causing Fowler-Nordheim Current Deviation in Nonvolatile Memory M.Ushiyama;Y.Ohji;T.Nishimoto;K.Komori;H.Murakoshi;H.Kume;S.Tachi
  6. J.Appl.Phys. v.63 no.3 Phosphorus Redistribution in a WSH/Polycrystalline-Silicon Gate Structure during Furnate Annealing J.Torres;O.Thomas;D.Tourdon;M.Mardar;A.Perio;J.P.Senateur