Journal of the Korean Institute of Telematics and Electronics A (전자공학회논문지A)
- Volume 33A Issue 2
- /
- Pages.163-172
- /
- 1996
- /
- 1016-135X(pISSN)
Improvement of reconfiguration rate using pseudo faulty processing elements on the single track 2-D systolic array
의사결함처리요소를 이용한 단일트랙 이차원 시스토릭 어레이에서 재구성율의 향상
Abstract
In reconfiguration of systolic arrays, a potential disadvantage is that in the PRESENCE of consective faulty PE's logically connected PE's may be far apart, requiring the reduction of clock speed and thus reducing throughput of the array. Thus it is fundamental tokeep locality of interconnections as high as possible even after reconfiguration and to make reconfiguration implemented in the simple routing devices. However requirements of locality and simplicity mean that reconfiguring capability is limited. This paper deals iwth the issue of developing efficient method for reconfiguration of 2-D systolic arrays which can be achieved high reconfiguration rate, with the two conditions satisfying using concept of pseudo faulty processing element. Applying this concept to reconfiguration of systolic array, we have found similar condition. The simulation shows that recomfiguration rates are 97%, 84% when N faults ocurs on the N
Keywords