ETRI Journal

  • 제19권4호
  • /
  • Pages.326-343
  • /
  • 1997
  • /
  • 1225-6463(pISSN)
  • /
  • 2233-7326(eISSN)
한국전자통신연구원 (Electronics and Telecommunications Research Institute)
권호 표지

Discrete-Time Queuing Analysis of Dual-Plane ATM Switch with Synchronous Connection Control

  • 발행 : 1997.12.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

In this paper, we propose an ATM switch with the rate more than gigabits per second to cope with future broadband service environments. The basic idea is to separate the connection control flow from the data information flow inside the switch. The proposed switch has a dual-plane switch matrix with the synchronous control algorithm. The queuing behaviors of the proposed switch are shown by the discrete-time queuing analysis. Numerical analyses are taken both in the non-blocking crossbar switch and the banyan switch with internal blocking. Results show that a proposed dual-plane $16{\times}16$ switch would have the acceptable performance with maximum throughput of about 95 percent.

키워드

참고문헌

  1. IEEE Trans. on Comm. v.38 no.8 Broadband ATM network architecture based on virtual paths Sato, K.;Ohta, S.;Tokizawa, I.
  2. IEEE Trans. on Comm. v.COM-35 no.12 Input versus output queuing on a space-division packet switch Karol, M.J.;Hluchyj, M.G.;Morgan, S.P.
  3. IEEE J. on Selected Area in Comm. v.6 no.9 Queuing in high-performance packet switching Hluchyj, M.G.;Karol, M.J.
  4. IEEE J. Selected Areas in Comm. v.SAC-5 no.8 The knockout switch: simple, modular architecture for high-performance packet switching Yeh, U.S.;Hluchyj, M.G.;Acampora, A.S.
  5. IEEE J. Selected Areas in Comm. v.SAC-6 no.9 Non-blocking copy networks for multicast packet switching Lee, T.T.
  6. IEEE Trans. on Comm. v.37 no.1 Performance of a broadcast packet switch Bubenik, R.G.;Turner, J.S.
  7. IEEE J. Selected Areas in Comm. v.SAC-6 no.9 A fast packet switch for the intergrated services backbone network Newman, P.
  8. IEEE Trans. on Comm. v.38 no.9 Performance analysis of a packet-switched synchronous voice/data transmission system Choi, J.K.;Seo, J.U.;Un, C.K.
  9. IEEE Trans. on Computer v.C-24 no.9 Analysis of memory interference in multiprocessors Bhandarkar, D.P.
  10. IEEE J. Selected Areas Comm. v.SAC-1 Performance analysis of a packet switch based on a single-buffered banyan network Jenq, Y.C.
  11. IEEE INFOCOM'90 Performance analysis of two non-blocking space division packet switches Lau, O.S.Y.;Leon-Garcia, A.
  12. ETRI Journal v.17 no.1 Performance evaluation of a cell reassembly mechanism with individual buffering in an ATM switching system Park, G.(et al.)
  13. ETRI Journal v.18 no.3 An architecture of scalable ATM switching and its call processing capacity estimation Kim, Y.B.(et al.)