低電力 MCU core의 設計에 對해

  • Published : 1998.05.01

Abstract

With the advent of portable electronic systems, power consumption has recently become a major issue in circuit and system design. Furthermore, the sophisticated fabrication technology makes it possible to embed more functions and features in a VLSI chip, consequently calling for both higher performance and lower power to deal with the ever growing complexity of system algorithms than in the past. VLSI designers should cope with two conflicting constraints, high performance and low power, offering an optimum trade off of these constraints to meet requirements of system. Historically, VLSI designers have focused on performance improvement, and power dissipation was not a design criteria but an afterthought. This design paradigm should be changed, as power is emerging as the most critical design constraint. In VLSI design, low power design can be accomplished through many ways, for instance, process, circuit/logic design, architectural design, and etc.. In this paper, a few low power design examples, which have been used in 8 bit micro-controller core, and can be used also in 4/16/32 bit micro-controller cores, are presented in the areas of circuit, logic and architectural design. We first propose a low power guidelines for micro-controller design in SAMSUNG, and more detailed design examples are followed applying 4 specific design guidelines. The 1st example shows the power reduction through reduction of number of state clocks per instruction. The 2nd example realized the power reduction by applying RISC(Reduced Instruction Set Computer) concept. The 3rd example is to optimize the algorithm for ALU(Arithmetic Logic Unit) to lower the power consumption, Lastly, circuit cells designed for low power are described.

Keywords

References

  1. IEEE J. of SSC v.32 no.7 Low-Power Design of 8-b embedded CoolRisc Micom cores C. Piguet(et al.)
  2. IEEE J. of SSC v.32 no.7 Low - power logic styles : CMOS vs. pass-transistor logic Reto Zimmerman;W. Fichtner
  3. SEC 4b CMOS Micom(KS57 series), data book
  4. proc. of IEEE v.83 Minimizing power consumption in Digital CMOSccts Anatha P chandrakasan(et al.)
  5. Low power Digital VLSI Design Abdellatif Bellauar;Mohamed I. Elmasry
  6. IEE circuits and systems series Low power HF Microelectronics Gerson A.S. Machado
  7. Computer Architecture and Parallel Processing KAI HWANG;FAYE A. BRIGGS
  8. 반도체 기술정보 Low Power Design Guidelines 노형래;정세웅;이윤태;황경운