# Characteristics of P-channel SOI LDMOS Transistor with Tapered Field Oxides

Jongdae Kim<sup>a)</sup>, Sang-Gi Kim, Tae Moon Roh, Hoon Soo Park, Jin-Gun Koo, and Dae Yong Kim

A new tapered TEOS oxide technique has been developed to use field oxide of the power integrated circuits. It provides better uniformity of less than 3 % and reproducibility. On-resistance of P-channel RESURF (REduced SURface Field) LDMOS transistors has been optimized and improved by using a novel simulation and tapered TEOS field oxide on the drift region of the devices. With the similar breakdown voltage, at  $V_{gs} = -5.0~V$ , the specific on-resistance of the LDMOS with the tapered field oxide is about  $31.5~mW\times cm^2$ , while that of the LDMOS with the conventional field oxide is about  $57~mW\times cm^2$ .

#### I. INTRODUCTION

The Lateral Double Diffused MOSFET (LDMOSFET) is considered to be one of the most desirable devices in smart power integrated circuit applications at voltage below 300V, due to its low on state resistance. The LDMOS structure on Silicon-On-Insulator (SOI) substrate has been widely used in intelligent power applications because of the implementation of low voltage CMOS signal processing circuits in conjunction with high voltage LDMOS drivers on the same chip. It has also been the advantages of process compatible to VLSI process and is easy to integrate with other process.

For power devices, specific on-resistance ( $R_{\rm sp}$ ) and break-down voltage are critical to device performance. Advances in process technology have improved transistor's packing density and, consequently, transistor's specific on-resistance. Different techniques have been used to reduce specific on-resistance while keeping the breakdown voltage high. Many studies on the  $R_{\rm sp}$  and breakdown voltage improvement of LDMOSFET device have been reported [1]–[4]. However, improvements in specific on-resistance have been limits in conventional design geometries because of the long drift region. Furthermore, the breakdown voltage of this lateral structure is highly dependent on the distance between the end of the gate and drain diffusion, called the drift length.

In this paper, a novel p-channel LDMOS structure on SOI substrate with new tapered TEOS field oxides on the drift region is proposed in order to prevent boron out-diffusion at high temperature and reduce current path in the drift region, leading to the improvement of device on resistance. To ensure the high voltage capability, the REduceed SURface Field (RESURF) technique [5] and field plates [6] are used. The breakdown, dc and transient characteristics of the device are investigated both

Manuscript received Septemper 1, 1998; revised June 28, 1999.

<sup>&</sup>lt;sup>a)</sup>Electronic mail: jdkim@cadvax.etri.re.kr.




Fig. 1. The cross section of p-channel SOI LDMOSFET with LOCOS field oxide.

theoretically and experimentally. Optimization of the process parameters involved in the design of the structure is presented. This tapered oxide technology can also be used on good step coverage and junction extension [7]–[9].

# II.PROPOSED DEVICE STRUCTURE AND OPTIMIZATION

A conventional LDMOS structure is shown in Fig. 1. For the structure of the device, field oxide using a conventional LOC OS method is added on the drain side and drift region. The  $R_{sp}$  is increased significantly due to the longer current path (A) underneath the field oxide and impurity out-diffusion that occurs during the growth phase of the thick field oxide at high temperature [10]–[11]. In order to decrease the  $R_{sp}$ , the current path and the impurity out-diffusion need to be reduced. The LDMOS structure with a new tapered field oxide (Fig. 2) on the drift region is proposed here to improve  $R_{sp}$  by reducing the current path (B) and preventing impurity redistribution in the drift region.

It is important to improve the device performance by optimizing on-resistance for a given area and a breakdown voltage. A cost effective and elegant method to utilize such a trade-off between on-resistance and breakdown voltage is to optimize the device layout. Both experimental measurements and device and process simulations can achieve this goal. In the development of the p-LDMOS structure, two dimensional DIOS and DESSIS [12] simulations were performed for the structures of Figs. 1 and 2 to obtain the electrical characteristics, doping profile, junction depth, and studies on high-voltage p-LDMOS devices. We investigated different device structure and design parameters for device optimization. The simulation results are compared with experimental data for two different device layouts, namely, the conventional and the tapered structures.

Process simulations were performed using DIOS and the results were incorporated into 2-D structures as shown in Fig. 3.




Fig. 2. The cross section of p-channel SOI LDMOSFET with a tapered field oxide. The drift length (B) is shorter compared to that (A) shown in Fig. 1.




Fig. 3. Simulated LDMOS structure with doping of stripe cell lateral DMOS using DIOS simulator. This structure shows SOI substrate, drift and well region with impurity concentration and junction depth.

The optimized results were obtained when the impurity concentrations of the drift region with the junction depth of  $4\sim 5$   $\mu m$ , the channel, and the source/drain regions were  $6\times 10^{15}/cm^3$ ,  $7\times 10^{16}/cm^3$ , and  $5\times 10^{19}/cm^3$  respectively. The optimized values of the drift length (A or B), the length of gate field plate over the drain region ( $L_{fg}$ ), and the length of the drain field plate ( $L_{fd}$ ) over the drift region were 15, 5, and 5  $\mu m$  respectively.

Device simulations were performed using DESSIS based on the date from the DIOS. Figure 4 shows the simulated potential distribution of the LDMOS with the conventional field oxide, while the simulated potential distribution of the LDMOS with the tapered field oxide is represented in Fig. 5. As observed in these figures, the breakdown voltage for the structure of Fig. 1 is limited to 296 V, while the breakdown voltage for the structure.




Fig. 4. Equipotential lines in off-state of the p-LDMOS with conventional field oxide,  $Vg=0\ V$  and  $Vd=-296\ V$  (spacing between adjacent lines =  $10\ V$ )




Fig. 5. Equipotential lines in off-state of the p-LDMOS with tapered field oxide,  $Vg=0\ V$  and  $Vd=-285\ V$  (spacing between adjacent lines =  $10\ V$ )

ture of Fig. 2 is 285 V. They can clearly be seen that the electrical field is much more uniformly distributed at the drift region. This means that, when the supplying voltage increases, the p-drift region is completely depleted, yielding an optimized RES URF condition and generation of a critical electrical field inside bulk.

The simulated field distributions in the structures of Figs. 1 and 2 are presented in Figs. 6 and 7, respectively. It can be seen that for the structure in Fig. 1, the electric field in the silicon surface near the drain is reduced because of RESURF principle and the highest electric field is located inside the bulk, as shown in Fig. 6. Therefore, avalanche breakdown occurs inside the bulk. In the proposed structure shown in Fig. 7, the highest electric field  $(2.2 \times 10^5 \ V/cm)$  exists both on the silicon surface near the gate edge and inside the bulk. Therefore, the breakdown is only dependent on the impurity concentration in the drift region of the structures of Figs. 1 and 2, to both of which RESURF technique was applied.

Figures 8 and 9 plot impact ionization contours in devices Figs. 1 and 2. Due to the completely resurfed drift region, the




Fig. 6. Electric field distribution of the p-LDMOS with conventional field oxide (spacing between adjacent lines =  $2 \times 10^4$  *V/cm*). The electric field crowds at the junction of the p-drift and deep n-well inside bulk.




Fig. 7. Electric field distribution of the p-LDMOS with tapered field oxide (spacing between adjacent lines =  $2 \times 10^4 \ V/cm$ ). The critical field region is the silicon surface near the gate and the junction of the p-drift and deep n-well inside bulk.

electrical field is very high inside the bulk. As a result, there is very high impact generation rate inside the bulk leading to the breakdown of the device, as shown in Fig. 8. In addition to impact ionization inside the bulk, Fig. 9 shows high impact ionization rate near the gate side. This is due to the curvature near the gate edge, leading to the high electric field and another impact ionization region. The impact ionization region near the gate edge causes a decrease in impact ionization rate inside bulk. As a result of division of the im pact ionization region into two, the total impact ionization rate within the device is effectively decreased, corresponding to the breakdown voltage improvement. The current flows along the silicon surface and the inside bulk of the conventional and the proposed structures.

The simulated specific on-resistances of the LDMOS device with LOCOS field oxide and the tapered filed oxide were obtained  $55m\dot{\bf U}\cdot cm^2$  and  $32m\dot{\bf U}\cdot cm^2$  at the breakdown voltages of 298 V and 285 V, respectively when the gate voltage of -5 V is applied. These values are consistent with the experimental ones although the breakdown voltage is lower than that of the experimental one.




Fig. 8. Impact ion distribution and current flow in drift region of the p-LDMOS with the conventional field oxide.

# Source Gate Drain Impact Ionization Contours

Fig. 9. Impact ion distribution and current flow in drift region of the p-LDMOS with the tapered field oxide.

# III. TAPERED OXIDE TECHNIQUE AND PROCESS SEQUENCE

The new tapered TEOS field oxide was made through 200 of thermally grown (850 ) screen oxide, thick TEOS oxide (8000 ) annealed at 850 in  $N_2$ , and thin TEOS oxide (2000 ) [13]. In the double-layer structure of the thick TEOS/thin TEOS layer, the upper layer is etched extremely fast in the buffered HF solution, while the etch rate of the lower layer is slow. The SEM photograph of the tapered field oxide is shown in Fig. 10, which shows the taper angle of 40°. The taper angle of the TEOS oxide varies from near 60° to 20° with no steep portion at the top of the step. The feature sizes of the tapered field oxides have been measured with the SEM, as shown in Fig. 10. Five different wafers were provided from different runs and twenty different regions of each wafer (total 100 points) have been observed. The new technique provides better uniformity of less than 3% and reproducibility. This technology is very simple and low temperature process, compared to others [5]–[7].

It is well known that the thermal oxidation of silicon at high temperature causes redistribution of impurities at the siliconsilicon dioxide interface. An effect of the thermal oxidation on the distribution of impurity, especially boron, in drift region of LDMOSFETs performs very important role in making a device optimization. The distribution of boron after field oxidation using conventional LOCOS or the tapered TEOS oxide technique has been reported [13]. In the previously reported paper, the boron impurity concentration in the drift region of the device prior to field oxidation was  $6.7 \times 10^{15} \ cm^{-3}$ . Boron outdiffusion into the field oxide is, however, observed from the surface of the drift region with conventional field oxide, resulting in the concentration of  $4.2 \times 10^{15} \ cm^{-3}$ , while boron outdiffusion into the field oxide is very small ( $\sim 6.7 \times 10^{15} \ cm^{-3}$ ) when the tapered TEOS field oxide is used as a field oxide of




Fig. 10. SEM picture of the new tapered field oxide. The taper angle of the field oxide shows  $40^{\circ}$  whose value can be changed by TEOS oxide thickness and annealing temperature.

### the p-LDMOSFETs.

The p-channel LDMOSFETs were fabricated on SOI wafers with 2 µm buried oxide and 8 µm p-epi layer using a standard 1.2 µm twin well CMOS process to apply RESURF principle and enhance compatibility with CMOS process. The standard LOCOS technology or the tapered TEOS oxidation technology was used for the field oxide on the lightly doped RESURF region of the device. A p-well, which forms the drift region of p-LDMOSFET is implemented by using boron with implant doses of  $2.0 \sim 9.5 \times 10^{12} / cm^2$ . This implant dose is carefully controlled so that the RESURF principle is satisfied. The nwell implant dose of  $1.0 \sim 4.0 \times 10^{13} / cm^2$  using phosphorus at 125 keV is followed for the channel region of the high voltage p-LDMOSFET. The n- and p-well are annealed at 1150 °C to obtain  $3.0 \sim 4.5 \mu m$  junction depth. The gate oxide of 500 and second metal of 1.5 µm were used. The remaining process is a standard 1.2 µm analog CMOS process.




Fig. 11. Forward on-resistance characteristics of LDMOS devices with the conventional field oxide (dot line) and the tapered TEOS field oxide (solid line). The proposed LDMOSFET has twice drain current compared to the conventional LDMOSFET.

# IV. EXPERIMENTAL RESULTS AND DISCUSSION

The on state characteristics for the LDMOS devices with the conventional field oxide and the tapered field oxide are shown in Fig. 10. At  $V_{gs}=-5.0\ V$ , based on the current-voltage characteristics in Fig. 10, calculated specific on-resistance for the device with the conventional field oxide is given by

$$R_{sp} = 110 \ mV / 59.1 \,\mu A \cdot 3.0 \times 10^{-5} \ cm^2 = 57 \ m\Omega \cdot cm^2$$
.

The calculated specific on-resistance for the device with the tapered field oxide is as follows.

$$R_{SD} = 270 \text{ mV} / 257.6 \,\mu\text{A} \cdot 3.0 \times 10^{-5} \,\text{cm}^2 = 31.5 \,\text{m}\Omega \cdot \text{cm}^2$$

when the gate voltage of -5~V is applied. From the experimental results, the specific on-resistance for the proposed structure is improved by 40 % compared to the conventional structure. The reason is that the TEOS field oxidation at low temperature prevents the out-diffusion at the surface for a given RESURF region and shortens the drift length (B) of the proposed structure. The final difference between A and B in Figs. 1 and 2 is about 1.5  $\sim 1.6~\mu m$  when the field oxide thickness is 8500

A similar breakdown characteristic has been reported by our previous paper [13]. The breakdown voltages of the conventional LDMOS and the proposed LDMOS are limited to 305 V and 295 V, corresponding to only 5 % difference between the conventional one and the proposed one.




Fig. 12. The distribution of specific on resistance and breakdown voltage as a function of boron dose in drift region. The filled symbols represent the values obtained from the devices with conventional field oxide, while the empty symbols indicate the values obtained from the devices with tapered field oxide.

Experimental results of the  $R_{sp}$  and breakdown voltage as a function of boron RESURF implantation into deep n-well are illustrated in Fig. 12. The characteristics show that R<sub>sp</sub> decreases with increasing boron doping for a given n-type drift region concentration. At low boron doses, the ava- lanche breakdown occurs at silicon surface near the drain and the gate edge because the highest electric field exists on the silicon surface near the drain. As boron dose is increased  $(5 \sim 8 \times 10^{12} \text{ cm}^{-2})$  a maximum bulk RESURF breakdown is achieved due to the RESURF principle and the highest electric field located inside the bulk. At high boron dose (> 8× 10<sup>12</sup> cm<sup>-2</sup>), the avalanche breakdown also occurs at silicon surface near the drain and the gate edge because the highest electric field exists on the silicon surface near the drain. Therefore, the avalanche breakdown is only dependent on the impurity concentration in the drift region of the structures of Figs. 1 and 2, to both of which RESURF technique was applied. It is also shown in the figure that with the similar breakdown voltage, the on-resistance can be improved by 35 % or more with this proposed structure. This is due to the reducing the current path of 1.5 µm and the preventing the out-diffusion of impurity from the surface of the drift region.

The electrical characteristics of  $R_{\rm sp}$  and BVDSS for 100 p-LDMOSFETs supplied by 5 different wafers have been also measured. The uniformity of  $R_{\rm sp}$  and VBDSS are less than 5 % and 3 %, respectively. The IDSS leakage current is less than 1 nA in both LOCOS structure and the tapered structure whose value was measured by Tektronix Programmable Curve tracer 370 A at the supplied voltage of  $-300\,$  V.

#### V. CONCLUSION

A new tapered TEOS oxide technique has been developed to use field oxide of the power integrated circuits. Reproducible tapered field oxide ( $\sim 1~\mu m$  thickness) has been formed in TEOS oxide by use of a double-layer structure and low temperature annealing process, producing a uniform taper of  $20^{\circ} - 60^{\circ}$ . This technology is very simple and provides better uniformity of less than 3 % and reproducibility.

Using process and device simulation, it is shown that the conventional and the proposed structure of p-LDMOS transitors exploit the RESURF principle that results in reduced surface electric fields and thus improve the breakdown voltage. This enables device structure optimization using device simulation, leading to a drastic reduction of on-resistances.

On-resistance of P-channel RESURF LDMOS transistors has been improved by using the novel tapered TEOS field oxide on the drift region of the devices. With the similar breakdown voltage (5 % reduction), the on-resistance can be improved by 35 % or more with the proposed p-LDMOSFET. This is due to the reducing of the current path and preventing out-diffusion of impurity from the lightly doped RESURF region. The uniformities of  $\rm R_{sp}$  and VBDSS are less than 5 % and 3 %, respectively. The IDSS leakage current of the LDMOS with the tapered field oxide is less than nA at the supplied voltage of  $-300~\rm V$ .

#### **REFERENCES**

- [1] P. G. Y. Tsui, P. V. Gilbert, and S. W. Sun, "Integration of Power LDMOS into a Low-Voltage 0.5 μm BiCMOS Technology," *IEEE IEDM Digest*, 1992, pp. 27–30.
- [2] L. Vestling, B. Edhholm, J. Olsson, S. Tiensuu, and A. Soderbrag, "A Novel High-Frequency LDMOS Transistor Using an Extended Gate RESURF Technology," *Proceeding of ISPSD '97*, 1997, pp. 45–48.
- [3] K. Kobayashi, Y. Ninomiya, M. Takahashi, and M. Maruoka, "Development of Process for Low On-Resistance Vertical Power MOSFETs," NEC Res. & Develop., Vol. 35, No. 4, 1994, pp. 433–437.
- [4] Jongdae Kim, Mun-Yang Park, Jin Yeong Kang, Sangyong Lee, Jin-Gun Koo, and Kee-Soo Nam, "Integration of 5-V CMOS and High-Voltage Devices for Display Driver Applications," *ETRI Journal*, Vol. 20, No. 1, 1998, pp. 37–46.
- [5]. J. A. Appels and H. M. J. Vaes, "High Voltage Thin Layer Devices (RESURF Devices)," *IEEE IEDM Digest*, 1979, pp. 238–241.
- [6] S. K. Ghandhi, Semiconductor Power Devices, Wiley, New York, 1997.
- [7] H. S. Kim, S. D. Kim, M. K. Han, S. N. Yoon, and Y. I. Choi, "Breakdown Voltage Enhancement of the p-n Junction by Self-Aligned Double Diffusion Process through a Tapered SiO2 Implant Mask," *IEEE EDL*, Vol. EDL-16, 1995, pp. 405–407.

- [8] J. C. North, T. E. McGahan, D. W. Rice, and A. C. Adams, "Tapered Windows in Phosphorus-Doped SiO2 by Ion Implantation," *IEEE Trans. Electron Devices*, Vol. ED-25, 1978, pp. 809–812.
- [9] Y. I. Choi, Y. S. Kwon, and C. K. Kim, "Graded Etching of Thermal Oxide with Various Angles Using Silica Film," *IEEE EDL*, Vol. EDL-1, 1980, pp. 30–31.
- [10] K. Suzuki, H. Yamawaki, and Y. Tada, "Boron out Diffusion from Si Substrates in Various Ambients," *Solid-State Electron.*, Vol. 41, No. 8, 1997, pp. 1095–1097.
- [11] T. Kato and Y. Nishi, "Redistribution of Diffused Boron in Silicon by Thermal Oxidation," *Japan. J. of Appl. Phys.*, Vol. 3, No. 7, 1964, pp. 377–383.
- [12] DIOS AND DESSIS User's Manual, ISE, Jan. 1995.
- [13] Jongdae Kim, Sang-Gi Kim, Tae Moon Roh, Jin Gun Koo, and Kee-Soo Nam, "A Novel p-channel SOI LDMOS Transistor with Tapered Field Oxides," *Proceeding of ISPSD '98*, 1998, pp. 375–378.

Jongdae Kim received the B.S. and M.S. degrees in electronics engi-



neering from Kyungpook National University, Taegu, Korea, in 1982 and 1984, respectively. In 1994 he received the Ph.D. degree in electrical and computer engineering from the University of New Mexico in USA. From 1984 to 1989, he was with the Electronics and Telecommunications Research Institute (ETRI), Taejon, Korea, where he worked on silicon based device design

and process integration of EEPROM and CMOS. In 1994 he joined the ETRI and is currently engaged in research on power integrated circuits for FED and PDP driving ICs. He has published over 40 technical papers throughout the major journals and conferences.

Sang-Gi Kim received the M.S. and Ph.D. degrees, all in department of physics from Yeungnam University, Taegu, Korea, in 1989 and



1996, respectively. In 1981, he joined Semiconductor Division of Electronics and Telecommunications Research Institute, Taejon, Korea, where he has been working on materials science and device characterization in advanced power device technologies. His work also includes novel process technologies related to dry etching and CMP process.



Tae Moon Roh received the B. S., M.S. and Ph. D. degrees in electronic engineering from Kyungpook National University, Taegu, Korea, in 1984, 1986 and 1998, respectively. His doctoral research involved the reliability of ultrathin oxide grown by high pressure oxidation and followed by rapid thermal nitridation and hot carrier effects of MOSFET with those oxide as the gate insulator.

In 1988, he joined Electronics and Telecommunication Research Institute, Taejon, Korea. Since 1988, he has worked at ETRI-Micro-Electronics Technology Laboratory, where he has been engaged in the

research of developing process technology for digital and analog CMOS IC, improving reliability of ultra-thin gate oxide, and evaluating hot carrier effects of MOSFETs. His current interests are process technology and reliability of the ultra-thin gate oxide and MOSFETs. In addition, he works for the development of high voltage power IC for flat panel displays and automobiles and BCD technology.



Hoon Soo Park received the B.S. degree in electronics engineering from Kyungbook National University in 1982. He also received M.S., and Ph.D. degrees in electronics engineering from Yonsei University, in 1984, and 1991, respectively. His Ph.D. research focused on development of CMOS-compatible Smart Power IC. From 1984 to 1986, he worked as a device engineer at Gold Star

Semiconductor Co., where he has been involved in development of low-power Schottky TTL. From 1993 to 1997, he joined Hyundai Electronics, System IC Research Center, where he was participated in development of CMOS and smart power IC technologies as a principal researcher. Since 1997, he has been an assistant professor at Uiduk University in Korea. Currently, his research activities are focused on development of smart power IC technology, especially in BCD (Bipolar-DMOS-CMOS) technology.



Jin-Gun Koo was born in Masan, Korea, in 1955. He received the B.S. and M.E. degrees in electronic engineering from Kyungpook National University in 1980 and 1992, respectively. Form 1980 to 1985, he was with Korean Institute of Electronics Technology (KIET), where he worked on silicon based device design and process integration of high speed bipolar tran-

sistor. Since 1986, he has been with the Semiconductor fields of Electronics and Telecommunications Research Institute (ETRI), where he is now a head of power device team. His interests involve ASIC, power IC and semiconductor's equipment and facility.



**Dae Yong Kim** received the B.S. degree in electronic engineering from Seoul National University, Korea in 1974. He received the M.S. and Ph.D. degree in electrical & computer engineering from The University of Texas at Austin, Texas, USA, in 1985 and 1988, respectively. He joined ETRI in 1974, where he is currently working as director of the Semiconductor Proc-

essing Department, Micro-Electronics Technology Laboratory. His research interests include ASIC technology, RF and power IC development