Journal of the Korean Ceramic Society (한국세라믹학회지)

The Korean Ceramic Society (한국세라믹학회)
권호 표지

Effects of the Post-annealing of Insulator on the Electrical Properties of Metal/Ferroelectric/Insulator/Semiconductor Structure

절연막이 후 열처리가 Metal/Ferroelectric/Insulator/Semiconductor 구조의 전기적 특성에 미치는 영향

  • 원동진 (연세대학교 공과대학 세라믹공학과) ;
  • 왕채현 (연세대학교 공과대학 세라믹공학과) ;
  • 최두진 (연세대학교 공과대학 세라믹공학과)
  • Published : 2000.11.01
Download PDF
⟨ Previous Next ⟩

Abstract

TiO$_2$와 CeO$_2$박막을 Si 위에 증착한 후 MOCVD법에 의해 PbTiO$_3$박막을 증착하여 MFIS 구조를 형성하였다. 절연층의 후열처리가 절연층 및 MFIS 구조의 전기적 특성에 미치는 영향을 관찰하기 위해 산소분위기와 $600^{\circ}C$~90$0^{\circ}C$의 온도범위에서 후 열처리를 행하였고, C-V 특성 및 누설전류 특성을 분석하였다. CeO$_2$와 TiO$_2$박막의 유전상수는 증착 직후 6.9와 15였으며, 90$0^{\circ}C$ 열처리를 행한 후 약 4.9와 8.8로 감소하였다. 누설전류밀도 역시 증착 직후 각각 7$\times$$10^{-5}$ A/$ extrm{cm}^2$와 2.5$\times$$10^{-5}$ A/$\textrm{cm}^2$에서 90$0^{\circ}C$ 열처리를 거친 후에 약 4$\times$$10^{-8}$ A/$\textrm{cm}^2$와 4$\times$$10^{-9}$ A/$\textrm{cm}^2$로 감소하였다. Ellipsometry 시뮬레이션을 통해 계산된 계면층의 두께는 90$0^{\circ}C$에서 약 115$\AA$(CeO$_2$) 및 140$\AA$(TiO$_2$)까지 증가하였다. 계면층은 MFIS 구조에서 강유전층에 인가되는 전계를 감소시켜 항전계를 증가시켰고, charge injection을 방지하여 Al/PbTiO$_3$/CeO$_2$(90$0^{\circ}C$, $O_2$)/Si 구조의 경우 $\pm$2 V~$\pm$10 V의 측정범위에서 memory window가 계속 증가하는 것을 보여주었다.

Keywords

References

  1. Science v.246 Ferroelectric Memories J. F. Scott;C. A. P. Araujo
  2. Jpn. J. Appl. Phys. v.33 no.9B Formation of Metal/Ferroelectric/Insulator/Semiconductor Structure with a CeO₂ Buffer Layer T. Hirai;K. Teramoto;T. Nishi;T. Goto;Y. Tarui
  3. Ferroelectrics v.133 Process Integration of the Ferroelectric Memory FETs for NDRO FERAM D. R. Lampe;D. A. Adams;M. Austin;M. Polinsky;J. Dzimianski;S. Sinhary;H. Buhay;P. Brabant;Y. M. Liu
  4. J. Appl. Phys. v.46 no.7 Ferroelectric Field-Effect Memory Device Using Bi₄Ti₃$O_{12}$ Film K. Sugibuchi;Y. Kurogi;N. Endo
  5. Appl. Phys. Lett. v.76 no.14 Thermal Stability and Electrical Characteristics of Ultrathin Hafnium Oxide Gate Dielectric Reoxidized with Rapid Thermal Annealing B. H. Lee;L. Kang;R. Nieh;W. J. Qi;J. C. Lee
  6. IEEE Trans. Electron Devices v.46 no.7 The Impact of High-k Gate Dielectrics and Metal Gate Electrodes on Sub-100 nm MOSFET's B. Cheng;M. Cao;R. Rao;A. Inani;P. V. Voorde;W. M. Greene;J. M. C. Stork;Z. Yu;P. M. Zeitzoff;J. C. S. Woo
  7. J. Kor. Phys. Soc. v.32 Basic Characteristics of SrBi₂Ta₂$O_9$/SiO₂/Si Structure M. Okuyama;Y. Oishi;Y. Matsumuro;T. Kanashima
  8. Appl. Phys. Lett. v.71 no.24 Memory Window of Pt/SrBi₂Ta₂$O_9$/CeO₂/SiO₂/Si Structure for Metal Ferroelectric Insulator Semiconductor Field Effect Transistor Y. T. Kim;D. S. Shin
  9. Jpn. J. Appl. Phys. v.36 no.9B Preparation of SrBi₂Ta₂$O_9$ Film at Low Temperatures and Fabrication of a Metal/Ferroelectric/Insulator/Semiconductor Field Effect Transistor Using Al/SrBi₂Ta₂$O_9$/CeO₂/Si(100) Structures T. Hirai;Y. Fujisaki;K. Nagashima;H. Koike;Y. Tarui
  10. Jpn. J. Appl. Phys. v.34 no.8A Characterization of Metal/Ferroelectric/Insulator/Semiconductor Structure with CeO₂ Buffer Layer T. Hirai;K. Teramoto;K. Nagashima;H. Koike;Y. Tarui
  11. Jpn. J. Appl. Phys. v.36 no.9A Effect of a TiO₂ Buffer Layer on the C-V Properties of Pt/PbTiO₃/TiO₂/Si Structure C. S. Byun;Y. I. Kim;W. J. Lee;B. W. Lee
  12. J. Kor. Phys. Soc. v.32 no.1 Electrical Properties of MFIS Capacitors with PZT/TiO₂ Layers H. S. Kim;I. H. Bang;J. Y. Kim
  13. J. Kor. Phys. Soc. v.35 SrBi₂Ta₂$O_9$/Insulator/Si Structure for Metal/Ferroelectric/Insulators/Si (MFIS) in an NDRO-Type Ferroelectric Random Access Memory W. J. Lee;B. G. Y;J. S. Lyu;J. H. Lee;B. W. Kim;C. H. Shin;H. C. Lee
  14. J. Kor. Phys. Soc. v.34 no.5 Characteristics of Pt/SrBi₂Ta₂$O_9$/Y₂O₃/Si Ferroelectric Gate Capacitors H. N. Lee;Y. T. Kim
  15. Appl. Phys. Lett. v.75 no.5 Metal/Ferroelectric/Insulator/Semiconductor Structure of Pt/SrBi₂Ta₂$O_9$/YMnO₃/Si Using YMnO₃ as the Buffer Layer K. J. Choi;W. C. Shin;J. H. Yang;S. G. Yoon
  16. Appl. Phys. Lett. v.56 no.14 Epitaxial Growth of CeO₂ Layers on Silicon T. Inoue;Y. Yamamoto;S. Koyama;S. Suzuki;Y. Ueda
  17. Vacuum v.47 no.11 Dielectric Properties of TiO₂-fillms Reactively Sputtered from Ti in an RF Magnetron P. Alexandrov;J. Koprinarova;D. Todorov
  18. Appl. Phys. Lett. v.74 no.21 Effects of Interfacial Layer Growth on the Electrical Characteristics of Thin Titanium Oxide Films on Silicon B. H. Lee;Y. J. Jeon;K. Zawadzki;W. J. Qi;J. Lee
  19. IEEE Electron Device Lett. v.18 no.10 Charge Trapping and Degradation in High-Permittivity TiO₂ Dielectric Films H. S. Kim;S. A. Campbell;D. C. Gilmer
  20. Jpn. J. Appl. Phys. v.35 no.12B Characteristics of Metal/Ferroelectric/Insulator/Semiconductor Structure Using SrBi₂$Ta_9O_9$ as the Ferroelectric Material K. Nagashima;T. Hirai;H. Koite;Y. Fujisaki;Y. Tarui
  21. Appl. Phys. Lett. v.68 no.21 Open Air Plasma Chemical Vapor Deposition of Highly Dielectric Amorphous TiO₂ Films H. K. Ha;M. Yoshimoto;H. Koinuma;B. K. Moon;H. Ishiwara
  22. 한국요업학회지 v.35 no.1 급속 후 열처리 및 실리콘기판 배향에 따른 MOCVD-TiO₂ 박막의 구조적·전기적 특성 왕채현;최두진
  23. Appl. Phys. Lett. v.73 no.11 Intermixing at the Tantalum Oxide/Silicon Interface in Gate Dielectric Structures G. B. Alers;D. J. Werder;Y. Chabal
  24. 요업재료의 과학과 기술 v.2 no.4 Ellipsometry에 의한 세라믹 박막의 두께 및 굴절지수 측정 최두진
  25. Integrated Circuit Metrology v.342 Double Film Thickness Measurements in the Semiconductor Industry R. F. Spanier
  26. Solid-St. Electron. v.13 The Investigation of Double Layers in Semiconductor Technology I. Franz;W. Langheinrich
  27. IEEE Trans. Electron Devices v.ED-21 no.8 A New Ferroelectric Memory Device, Metal-Ferroelectric-Semiconductor Transistor S. Y. Wu
  28. J. Am. Ceram. Soc. v.78 no.2 Pb-Diffusion Barrier Layers for PbTiO₃ Thin Films Deposited on Si Substrates by Metal Organic Chemical Vapor Deposition C. S. Hwang;H. J. Kim