The Effect of Dielectric Thickness and Barrier Rib Height on Addressing Time of Coplanar ac PDP

Sung-Hyun Lee, Young-Dae Kim, Joong-Hong Shin, Jung-Soo Cho and Chung-Hoo Park

Abstract - The addressing time should be reduced by modifying cell structure and/or driving method in order to replace the dual scan system by single scan and increase the luminance in large ac plasma display panel (PDP). In this paper, the effects of the dielectric layer thickness and the barrier rib height on the addressing time of ac PDP are investigated. It is found out that the addressing time was decreased with decreasing thickness of dielectric layer on the front glass and thickness of white dielectric layer on the rear glass. The decreasing rate were 160ns/10 \mu and 270ns/10 \mu m, respectively. Also in case of decreasing the height of barrier rib, addressing time was decreased at the rate of 50ns/10 \textit{\mu}.

Key Words - AC PDP, addressing time, dielectric layer, barrier rib

1. Introduction

One of the most important problems in address-display separated(ADS) scheme[1,2] in ac plasma display panels (PDP) is that they have too long addressing period. One line scanning time is about 3 μ s, so that the time for 480 lines in VGA resolution is about 1.4ms. A frame consists of 8 sub-field for 256 gray level. Therefore, the total addressing time is 11.52ms, which is about 70% of one frame. As the addressing time increases, the sustaining period for display image should be decreased. As a result, the luminance of the PDP decreases.

The dual scan method has adopted to solve this problem in a large ac PDP. In this case the scanning period can be half reduced compared with single scan. However, the driving circuit cost increase is inevitable. In case of the high definition TV(HDTV) whose scan line is more than VGA resolution, the addressing speed will be big issue[3]. The addressing time depends strongly on the cell geometry and on the thickness of the dielectric layers on the display and address electrodes[4].

In this study, we investigated the effect of the dielectric thickness and barrier rib height on the addressing time of ac PDP.

2. Experimental

Fig. 1 shows a well-known coplanar ac PDP cell and

Table 1 shows the spec. of 4 inch model PDP in this study with VGA resolution. The electrode shapes of the conventional discharge sustain electrode X, scan/discharge sustain electrode Y and address electrode A are shown in Fig. 1 which is well known as 3 electrodes stripe structure [5,6].




Fig. 1 The schematic diagram of model ac PDP

Table 1 Spec. of 4-in ac PDP

Front panel		Rear panel	
ITO width	310 µm	Address electrode width	100 μm
ITO gap	60 μm	White back thickness	15 µm
Bus width	100 µm	Rib height	150 µm
Dielectric thickness	25 μm	Rib pitch	360 μm
MgO thickness	5000 Å	Rib width	70 µm
		Phosphor thickness	15 μm

Fig. 2 shows the driving waveform in order to detect the addressing time in the addressing period. The applied voltage pulses for each electrode is listed in the Table 2. One sequence of this driving scheme is about 2ms, and this sequence is repeated. In order to eliminate the cross-talk phenomena, the address electrodes are addressed in alternate lines.

This work was supported by the PDP Research Center (G-7 project) and LG Electronics Inc. in Korea.

Manuscript received; Sep. 20, 2000 Accepted: Jan. 16, 2001.

Sung-Hyun Lee, Young-Dae Kim, Jung-Soo Cho, Chung-Hoo Park is with Department of Electrical Engineering, Pusan National University. Mt.30, Jang-jeon dong, Keum-jeong Gu, Pusan, 609-735, South Korea.

Joong-Hong Shin is with Dept. of Electrical Engineering, Dong Eui University





Fig. 2 The schematic diagram of driving waveform in the experimental (ADS method)

Table 2 The conditions of applied voltage

V_{Y}	-150~160V
V _Y _scan base	-50V
$V_{\rm A}$	100~120V
V_X	90V
V _{X_} reset	380V
V _S _sustain & swing	180V
Rising time of addressing pulse	100ns/100V

Fig. 3 shows the typical waveform of addressing pulse voltage V_A , charging current I0 (displacement current) and addressing discharge current I_a by gas discharge. The discharge time lag T_1 and the duration of discharge current T_d are also denoted in the Fig. 3. The T_1 is the period of time which elapses between the application of an electric field and the onset of a breakdown, and T_d is the sustained time of the addressing discharge current. Since the addressing discharge process is finished in the time of the $T_1 + T_d$, the addressing time is determined by the $T_1 + T_d$ [7].



- (a) Applied voltage waveform
- (b) Displacement and Discharge current waveform

Fig. 3 The definition of T_1 and T_d .

3. Results and Discussion

Fig. 4 shows the addressing time characteristics as a

parameter of the thickness of dielectric layer on the display electrodes. The discharge time lag and addressing time increase with increasing the dielectric thickness, as shown in Fig. 4.




Fig. 4 The addressing time as a parameter of dielectric thickness

These results may be explained as follows. Fig. 5(a) shows a pair of sustain electrode arrangement in a discharge cell. Fig. 5(b) shows the capacitance equivalent circuit of the Fig. 5(a). C_g is the capacitance of space gap and C_d is the capacitance of dielectric layer. Before the discharge starts, the gap voltage appearing across the discharge space decreases with increase in the dielectric thickness (d) in Fig. 5.[8] Therefore, the discharge time lag increases with the thickness (d) of dielectric layer under the same applied voltage condition.




Fig. 5 Sustain electrode arrangement and capacitance equivalent circuit in a discharge cell.




Fig. 6 The current waveforms as a parameter of dielectric thickness

Fig. 6 shows a typical current waveforms when the thickness of dielectric layers on the display electrodes are 20 μm and 40 μm . The discharge time lag and addressing time increased with the thickness of white dielectric layer. The increasing rates of the discharge time lag and addressing time are 35ns/10 μm and 160ns/10 μm , respectively.




Fig. 7 The addressing time as a parameter of white dielectric thickness

Fig. 7 shows the addressing time as a parameter of the thickness of white dielectric layer on the address electrodes. In case of increase in the white dielectric layer, the gap voltage decreases, whereas the discharge time lag increases. The reason may be the same as the dielectric layer on display electrodes as described in Fig. 4. During the address pulse, a discharge starts between the Y and A electrodes, as shown in Fig. 1. The plasma first forms close to the dielectric surface above the A electrode(anode), and then expands towards the Y electrode(cathode).[9] At this point, the successive discharge forms between the X and Y electrode due to the first discharge. At the end of the address pulse, the positive charges are accumulated on the dielectric surfaces above Y electrode and the negative charges are accumulated on the dielectric surfaces above X and A electrodes, respectively. These charges called wall charges above the X and Y electrodes are going to make possible gas breakdown between X and Y electrodes during the sustain period.[6] However, without the white dielectric layer, most of negative charges flow in A electrode. Consequently, the width of current waveform and addressing time increase. Also, the sustaining discharge between X and Y electrodes may not be occurred due to deficiency of negative wall charge above the X electrode.

Fig. 8 shows a typical current waveforms when the thickness of the white dielectric layer are zero, 15 μ m and 25 μ m. The discharge time lag and addressing time increased with the thickness of white dielectric layer. The increasing rates of the discharge time lag and addressing time are 200ns/10 μ m and 270ns/10 μ m, respectively.




Fig. 8 The current waveforms as a parameter of white dielectric thickness

Fig. 9 shows the addressing time as a parameter of the height of barrier rib. In ac PDP, the barrier ribs are used to prevent electrical and optical interaction (cross-talk) between the cell, and also play an important role in the UV-visible photon conversion since a layer of phosphor is deposited on the rib walls. The discharge time lag increases with the rib height, as shown in Fig. 9. At the address period, when the rib height increase, that is to say, the discharge gap between A and Y electrode increase, the breakdown voltage and discharge time lag increase according to Paschen's law. However, when the rib height was below 80 μ m, the sustain voltage increased due to reduction of discharge area and diffusion loss of plasma in sustain period.[10]




Fig. 9 The addressing time as a parameter of rib height

Fig. 10 shows a typical current waveforms when the height of the barrier rib are 100 μ m and 150 μ m. The discharge time lag and addressing time increased with the height of barrier rib. The increasing rates of the discharge time lag and addressing time are $37 \text{ns}/10 \,\mu$ m and $50 \text{ns}/10 \,\mu$ m, respectively.




Fig. 10 The current waveforms as a parameter of rib height

4. Conclusion

In this paper, the effect of dielectric thickness and barrier rib height on the discharge time lag and addressing time are investigated.

The discharge time lag and addressing time were increase with the thickness of dielectric layer, and the increasing rate were 35ns/10 μ m and 160ns/10 μ m, respectively.

The discharge time lag and addressing time were increased with the thickness of white dielectric layer on address electrode. The increasing rate were 200ns/10 μ m and 270ns/10 μ m, respectively.

When the phosphor thickness $15 \,\mu\text{m}$, the most reasonable rib height was $100 \,\mu\text{m}$ from addressing and sustaining discharge point of view, and the discharge time lag and addressing time were increased with the height of barrier rib at the rate of $37 \text{ns}/10 \,\mu\text{m}$ and $50 \text{ns}/10 \,\mu\text{m}$ with decreasing height of barrier rib, respectively.

Acknowledgement

This work was supported by the PDP Research Center (G-7 project) and LG Electronics Inc. in Korea.

References

- [1] T. Shinoda et al, "High Level Gray Scale for AC Plasma Display Panels Using Address-Display Period-Separated Sub-Field Method", Trans. of IEICE C-2, No. 3, pp349-355, 1998
- [2] S. Yoshikawa et al, "Full-color AC plasma display with 256 gray scale", Japan Display, pp605-608, 1992
- [3] A. Sobel, "Big, Bright, and Beautiful", Information DISPLAY(SID), Vol. 14, No. 9, pp. 26-28, 1998
- [4] H. Hirakawa et al, "Cell Structure and Driving Method of a 25-in.(64-cm) diagonal High-resolution

- color ac Plasma Display", SID 98 digest, pp279-282, 1998
- [5] T. Shinoda et al, "Development of Panel Structure for a High-Resolution 21-in-diagonal Full-Color Surface-Discharge Plasma Display Panel", IEEE Trans. on Electron Devices, Vol. 47, No. 1, pp77-81, 2000
- [6] C. Punset et al, "Addressing and sustaining in alternating current coplanar plasma display panels", J. Applied Physics Vol. 86, No. 1, pp124-133, 1999
- [7] R. Yoshida, "Plasma Display", Kyoritsu Ed. Japan, pp63-70, 1983
- [8] SEI Sato et al, "Surface-Discharge Type Plasma Display Panel", IEEE Transactions on electron devices, Vol. 23, No.3, pp328-332, 1976
- [9] J. D. Schemerhorn et al, "A Controlled Lateral Volume Discharge for High Luminous Efficiency AC -PDP", SID'00 Digest, pp106-109, 2000
- [10] J. P. Boeuf et al, "Physics and Modeling of Plasma Display Panels", J. Applied Physics, IV France 7, C4-3~C4-14, 1997



Sung-Hyun Lee received his B. E. and M. E. degree in electrical engineering from Pusan National University, Pusan, Korea. He is currently working at a doctor course of the same university. His research deals with plasma display panel technology.



Young-Dae Kim received his B. E. degree in electrical engineering from Pusan National University, Pusan, Korea. He is working at a master course of the same university. His research interest includes a lifetime of plasma display panel.



Pusan, Korea.

Joong-Hong Shin received his doctorate in electrical engineering from Pusan National University, Pusan, Korea in 1992. He worked as a professor at Dong Eui Institute of Technology from 1981 to 1988. Currently, he is a professor in the Department of Electrical Engineering at Dong Eui Univesity,



Jung-Soo Cho graduated form Seoul National University, Seoul, Korea, w/a degree in electrical engineering in 1961. He received his doctorate in Engineering from Pusan National University, in 1976. From 1983 to 1984, he was an exchange professor at Oregon University, USA. Currently, he is a professor in the

Department of Electrical Engineering at Pusan National University.



Chung-Hoo Park received his B. E. and M. E. degree in electrical engineering from Pusan National University, Pusan, Korea, in 1968 and 1974, and his Doctor of Engineering degree from Kyushu university, Kyushu, Japan, in 1983. At present he is professor in the Department of Electrical Engineering

at Pusan National University.