Accurate SSN Analysis using Wideband Decoupling Capacitor Model

광대역 디커플링 캐패시터 모델을 이용한 정확한 SSN 분석

  • Published : 2001.12.01

Abstract

Decoupling capacitors are commonly used to reduce the effect of SSN propagated through parallel power and ground planes in high-speed multilayer printed circuit boards (PCBs). In this paper, we introduced a simple high frequency measurement and proposed a wideband (50 MHz ∼3 GHz) equivalent circuit model for decoupling capacitor considering high frequency parasitic effects. The proposed model can be easily combined with the SPICE model of power supply planes far SSN analysis. The circuit simulations with the proposed model show good agreement with the measurement results. Also, we expect to accurately analyze the noise reduction effect as a function of value and location using the proposed model of decoupling capacitor.

고속 다층 인쇄 회로 기판의 전원 평면과 접지 평면을 통해 전파되는 SSN 잡음의 영향을 감소시키기 위하여 일반적으로 디커플링 캐패시터를 사용한다. 본 논문에서는 디커플링 캐패시터에 대한 간단한 고주파 측정 방법 을 제시하고 고주파 기생 성분들을 고려한 광대역 (50 MHz ~3 GHz) 등가 회로 모델을 제안하였다. 제안된 모델은 SSN의 영향을 분석하기 위한 전원 평면과 접지 평면의 SPICE 모델과 쉽게 결합할 수 있다. 제안된 모델이 연결된 회로 해석 결과는 측정 결과와 잘 일치하며, 제안된 모델을 이용한 회로 해석을 통해 디커플링 캐패시터 값에 따른 잡음 감소 효과를 빠르고 정확하게 분석할 수 있음을 확인하였다.

Keywords

References

  1. IEEE Trans. Electromagnetic Compat. v.35 no.2 An investigation of delta-Ⅰ noise on integrated circuit A. R. Djordjevic;T. K. Sarkar
  2. IEEE Trans. Electromagn. Compat. v.37 no.2 Power bus decoupling on multilayer printed circut boards T. H. Hubing;J. L. Drewniak;T. P. Van Doren;D. M. Hockanson
  3. Noise Reduction Techniques in Electronic Systems Henry W. Ott
  4. IEEE 7th Topical Meeting Elect. Perform. Electron. Packag. ESR and ESL of ceramic capacitor applied to decoupling applications T. Roy;L. Smith
  5. IEEE Trans. Electromagn. Compat. v.34 no.2 Effectiveness of multiple decoupling capacitors C. R. Paul
  6. IEEE Electromagnetic Compatibility Digest Modeling power bus decoupling on multilayer printed circuit boards J. L. Drewniak;T. H. Hubing;T. P. Van Doren;P. Baudendistal
  7. IEEE Trans. Comp. Packag. Manufact. Technol. B v.19 no.1 High frequency measurement of multilayer ceramic capacitors Y. Sakabe;M. Hayashi;T. Ozaki;James P. Canner
  8. IEEE Microwave Magazine v.1 no.1 Component modeling for PCB design Thomas A. Winslow
  9. Printed Circuit Board Design Techniques for EMC Compliance M. I. Montrose
  10. Journal of Electromagnetic Waves and Applications v.11 Modeling of power planes in printed circuit board using planar circuit approach F. W. L. Kung;H. T. Chuah
  11. IEEE Trans. Comp. Packag. Manufact. Technol. B v.18 no.4 Modeling and analysis of multichip module power supply planes K. Lee;A. Barber
  12. IEEE 7th Topical Meeting Elect. Perform. Electron. Packag. Accurate power supply and ground plane pair models H. H. Wu;J. W. Neyer;K. Lee;A. Barber
  13. IEEE Trans. Comp. Packag. Manufact. Technol. B v.21 Modeling, simulation, and measurement of mid-frequency simultaneous switching noise in computer systems W. D. Becker;J. Eckhardt;R. W. Frech;G. A. Katopis;E. Klink;M. F. McAllister;T. G. Mcnamara;P. Mucoch;S. R. Richter;H. H. Smith
  14. IEEE Trans. Advanced Packaging v.22 no.3 Reducing simultaneous switching noise and EMI on ground/power planes by dissipative edge termination Istvan Novak
  15. IEEE 2nd Topical Meeting on Electrical Performance of Electronic Packaging Modeling of power/ground plane noise in high-speed digital electronic packaging J. Fang;Y. Liu;Y. Chen;Z. Wu;A. Agrawal
  16. IEEE Electromagnetic Compatibility Symposium Digest Analysis and modeling of power distribution networks and lane structures in multichip module and PCBs F. Y. Yuan;T. K. Postel;L. M. Robin
  17. IEEE Trans. Microwave Theory Tech. v.42 no.9 Efficient modeling of power planes in computer packages using the finite difference time domain method R. Mittra;S. Chebolu;W. D. Becker
  18. IEEE Trans. Electromagn. Compat. v.40 Study of the ground bounce caused by power plane resonances S. Van den Gerghe;F. Olyslager;D. De Zutter;J. De Moerlose;W. Temmerman