대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

지연고장 점검을 위한 효율적인 IEEE 1149.1 바운다리스캔 설계

An Efficient IEEE 1149.1 Boundary Scan Design for At-Speed Delay Testing

  • Kim, Tae-Hyung (Dept. of Computer Science & Engineering Hanyang University) ;
  • Park, Sung-Ju (Dept. of Computer Science & Engineering Hanyang University)
  • 발행 : 2001.10.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

현재의 IEEE 1149.1 바운다리스캔 표준안은 보드나 내장 코어의 연결선상의 지연고장은 점검 할 수 없다. 본 논문에서는 표준안에 위배기지 않게 TAP 제어기를 수정함으로 시스템 클럭 속도에서 지연고장을 점검 할 수 있는 기술을 개발하였다. 실험을 통해서 본 논문에서 제안한 방법이 기존의 방법보다 추가되는 면적이 적음을 보였다.

Delay defects on I/O pads, interconnections of a board, or interconnections among embedded cores can not be tested with the current IEEE 1149.1 boundary scan design. This paper introduces a simple design technique which slightly modifies the TAP controller to test delay defects at system speed. Experimental design shows that the technique proposed requires much less area than a commercial approach.

키워드

참고문헌

  1. R. W. Bassett, M. E. Turner, J. H. Panner, P. S. Gills, S. F. Oakland and D. W. Stout, Boundary-scan design principles for efficient LSSD ASIC testing, IBM Journal of Research and Development, Vol. 34, No. 2/3 March/May 1990. pp. 339-354
  2. IEEE Standard 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE, June 1989
  3. P. T. Wagner, Interconnect Testing with Boundary Scan, Proceedings International Test Conference, 1987, pp. 52-57
  4. S. Park, A new Complete Diagnosis Patterns for Wiring Interconnects, ACM/IEEE Design Automation, pp. 203-208, 1996 https://doi.org/10.1145/240518.240556
  5. K. Lofstrom, Early Capture For Boundary Scan Timing Measurements, Proceedings of IEEE International Test Conference, pp. 417-422, 1996 https://doi.org/10.1109/TEST.1996.557045
  6. J. Shin, H. Kim, S. Kang, At-Speed Boundary-Scan Interconnect Testing in a Board with Multiple System Clocks, Proceedings of European Design and Test Conference, pp.473-477, 1998 https://doi.org/10.1109/DATE.1999.761168
  7. W. Ke, Backplane Interconnect Test in a Boundary Scan Environment, Proceedings of IEEE International Test Conference, pp. 717-724, 1996 https://doi.org/10.1109/TEST.1996.557130
  8. W. Ke, Hybrid Pin Control Using Boundary Scan and Its Applications, Proceedings of IEEE International Asian Test Symposium, Taiwan, 1996 https://doi.org/10.1109/ATS.1996.555135
  9. P. Gillis, F. Woytowich, K. McCauley and U. Baur, Delay Test of Chip I/Os using Lssd Boundary Scan, Proceedings of IEEE International Test Conference, 1998 https://doi.org/10.1109/TEST.1998.743140
  10. L. Whetsel, An IEEE 1149.1-Based Test Access Architecture for ICs with Embedded Cores, Proceedings of IEEE International Test Conference, PP. 69-78, 1997 https://doi.org/10.1109/TEST.1997.639596
  11. B. Nadeau-Dostie, J-F. Cote, H. Hulvershorn and S. Pateras, An Embedded Technique For At-Speed Interconnect Testing, Proceedings of IEEE International Test Conference, pp.431-438, 1999 https://doi.org/10.1109/TEST.1999.805765
  12. Synopsys document on Adding Boundary Test Circuitry