Journal of KIISE:Computing Practices and Letters (한국정보과학회논문지:컴퓨팅의 실제 및 레터)

Korean Institute of Information Scientists and Engineers (한국정보과학회)
권호 표지

The Generation of Transaction Monitor Modules from a Transaction-Oriented Interface Protocol Description

트랜잭션 중심의 인터페이스 프로토콜 기술로부터 트랜잭션 모니터 모듈의 생성

  • Published : 2002.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

The verification portion of SoC design consumes about 70% of total design effort. To reduce the verification effort and time, it is necessary and desirable to raise the level of SoC design verifications level from the signal or cycle level to the transaction. This paper describes a generation method of transaction monitor modules that monitor interface signals, logging the transaction executions, and report transaction errors. The input of the generation method is a transaction-oriented interface protocol description.

SoC 설계의 검증 비용이 전체 설계 비용의 70%를 차지한다. 이런 검증을 위한 노력과 시간을 줄이기 위해서는 SOC 설계 검증 수준을 시그널 수준 또는 사이클 수준에서 트랜잭션 수준으로 높여야 할 필요성이 있으며, 또한 그렇게 하는 것이 바람직하다. 이 논문에서는 인터페이스 신호를 모니터하고, 트랜잭션의 수행을 로그 파일에 기록하고, 트랜잭션 오류를 보고하는 트랜잭션 모니터 모듈의 생성 방법에 대해 기술한다. 인터페이스 프로토콜에 대한 기술을 입력으로 모니터 모듈을 생성한다.

Keywords

References

  1. J. Bergeron, 'Writing Testbenches,' Kluwer Academic Publishers, 2000
  2. D.S. Brahme, et. al, 'Transaction-Based Verification Methodology,' Cadence Berkeley Labs, Technical Report #CDNL-TR-2000-0825, Aug. 2000
  3. J.A. Rowson, A. L. Sangiovanni-Vincentelli, 'Interface-Based Design,' Proc. Of DAC'97, June 1997, pp.178-183 https://doi.org/10.1145/266021.266060
  4. J. Smith and G. De Micheli, 'Automated composition of hardware components,' Proc. Of DAC 98, 1998. https://doi.org/10.1145/277044.277048
  5. F.S. Eory, 'A Core-Based System-to-Silicon Design Methodology,' IEEE Design & Test of Computers, Vol. 14, No. 4, October/December 1997, pp.36-41 https://doi.org/10.1109/54.632879
  6. 'VHDL+ LRM extentions to VHDL for System Specification,' Internaltional Computers Limited, Mar. 1999
  7. A. Gerstlauer, S. Zhao, D. D. Gajski, 'VHDL+/SpecC Comparisons : A Case Study,' Technical Report ICS-98-23, May 19, 1998, Dept. of Information and Computer Science, Univ. of California, Irvine
  8. D. D. Gajski, et. al 'SpecC: Specification Language and Methodology,' Kluwer Academic Publishers, Mar. 2000
  9. 'System-on-Chip specification and modeling using C++: challenges and opportunities,' Roundtable of IEEE Design & Test of Computers, Vol.18, No. 3, May-June 2001, pp.115-123 https://doi.org/10.1109/MDT.2001.922808
  10. G. Borriello, and R.H. Katz, 'Synthesis and optimization of interface transducer logic,' Proc. ICCAD '87, pp.274-277
  11. S. Narayan and D. D. Gajski, 'Interfacing incompatible protocols using interface process generation,' in Proc. of DAC, 1995, pp.468-473 https://doi.org/10.1109/DAC.1995.249993
  12. J. Madsen and B. Hald, 'An approach to interface synthesis,' in Proc. of ISSS, 1995, pp.16-21 https://doi.org/10.1109/ISSS.1995.520607
  13. R. Passerone, J. A. Rowson, A. Sangiovanni-Vincentelli, 'Automatic synthesis of interfaces between incompatible protocols,' in Proc. of DAC '98, 1998 pp.8-13 https://doi.org/10.1145/277044.277047
  14. 'Funtional Specification for System C 2.0,' version 2.0-M, Jan. 2001, available on the web site www.systemc.org
  15. J. A. Brzozowski, 'Derivatives of regular expressions,' Journal of the Association for Computing Machinery, vol. 11, pp. 481-494, Oct. 1964 https://doi.org/10.1145/321239.321249
  16. R. Passerone, 'Automatic synthesis of interfaces between incompatible protocols,' M.S. Thesis, University of California at Berkeley, 1997