Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지

Implementation of a Shared Buffer ATM Switch Embedded Scalable Pipelined Buffer Memory

가변형 파이프라인방식 메모리를 내장한 공유버퍼 ATM 스위치의 구현

  • 정갑중 (경주대학교 컴퓨터전자공학부)
  • Published : 2002.08.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper illustrates the implementation of a scalable shared buffer asynchronous transfer mode (ATM) switch. The designed shared buffer ATM switch has a shared buffet of a pipelined memory which has the access time of 4 ns. The high-speed buffer access time supports a possibility of the implementation of a shared buffer ATM switch which has a large switching capacity. The designed switch architecture provides flexible switching performance and port size scalability with the independence of queue address control from buffer memory control. The switch size and the buffer size of the designed ATM switch can be reconfigured without serious circuit redesign. The designed prototype chip has a shared buffer of 128-cell and 4 ${\times}$ 4 switch size. It is integrated in 0.6um, double-metal, and single-poly CMOS technology. It has 80MHz operating frequency and supports 640Mbps per port.

본 논문은 가변형 공유 버퍼 ATM 스위치의 구조 및 VLSI 구현에 관한 연구이다. 본 논문에서 설계한 단일 칩 공유 버퍼 ATM 스위치는 4ns접근속도의 가변형 파이프라인 방식 공유 버퍼를 내장하고 기존의 공유 버퍼 ATM 스위치들이 가지는 메모리 사이클 시간 제한을 해결한다. 내장 버퍼의 가변성을 이용하여 유연한 스위칭 성능을 지원하고 버퍼 메모리 제어와 주소 큐 제어의 독립성을 이용하여 포트 사이즈의 가변성을 제공한다. 제안된 ATM 스위치는 스위치 사이즈와 버퍼 사이즈의 가변성을 이용하여 복잡한 회로의 재설계 없이 용량 및 성능을 재구성할 수 있다. 0.6um CMOS 기술의 설계된 칩은 동작 주파수 800MHz, 640Mbps/port, 4 ${\times}$ 4 Switch Size를 지원한다.

Keywords

References

  1. T. Koinuma and N. Miyaho, 'ATM in B-ISDN Communication Systems and VLSI Realization,' IEEE J. Solid-State Circuits, vol. 30, no. 4, pp. 341-347, Apr. 1995 https://doi.org/10.1109/4.375951
  2. N. Endo, T. Kozaki, T. Ohuchi, H. Kuwahara, and S. Gohara, 'Shared Buffer Memory Switch for an ATM Exchange,' IEEE Trans. Commun., vol. 41, no. 1, pp. 237-245, Jan. 1993 https://doi.org/10.1109/26.212382
  3. Y. Shobatake, M. Motoyama, E. Shobatake, T. Kamitake, S. Shimizu, M. Noda, and K. Sakaue, 'A One-Chip Scalable 8*8 ATM Switch LSI Employing Shared Buffer Architecture,' IEEE J. Selected Areas Commun., vol. 9, no. 8, pp. 1248-1254, Oct. 1991 https://doi.org/10.1109/49.105171
  4. M. G. Hluchyj and M. J. Karol, 'Queueing in high-performance packet switching,' IEEE J. Selected Areas Commun., vol. 6, no. 9, pp. 1587-1597, Dec. 1988 https://doi.org/10.1109/49.12886
  5. H. Kondoh, H. Notani, H. Yamanaka, K. Higashitani, H. Saito, I. Hayashi, S. Kohama, Y. Matsuda, K. Oshima, and M. Nakaya, 'A 622-Mb/s 8x8 ATM Switch Chip Set with Shared Multibuffer Architecture,' IEEE J. Solid-State Circuits, vol. 28, no. 7, pp. 808-815, July 1993 https://doi.org/10.1109/4.222180
  6. A. Chemarin, A. Andre, A. Botta, J. Majos, J. Rainard, H. Teyssier, and P. Thorel, 'A High-Speed CMOS Circuit for 1.2-Gb/s 16x16 ATM Switching,' IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 1116-1121, July 1992 https://doi.org/10.1109/4.142612
  7. G. J. Jeong, J. W. Shim, M. K. Lee, and S. H. Ahn, 'A Scalable Shared Buffer ATM Switch Embedded SPRAMS,' in Proc. IEEE Int. Symp. Circuits and Systems, Monterey, CA, MPA14-5, May 1998
  8. J. W. Shim, G. J. Jeong, M. K. Lee, and S. H. Ahn, 'FPGA Implementation of a Scalable Shared Buffer ATM Switch,' in Proc. IEEE Int. Conf. ATM, Colmar, France, pp. 247-251, June 1998
  9. G. J. Jeong, K. H. Kwon, M. K. Lee, and S. H. Ahn, 'High throughput systolic memory architecture using three directional data flows,' in Proc. IEEE ICECS, Rodos, Greece, pp. 667-670, Oct. 1996
  10. K. H. Kwon, G. J. Jeong, M. K. Lee, and S. H. Ahn, 'A scalable memory system design,' in Proc. Int. Conf. VLSI Design, Hyderabad, India, pp. 257-260, Jan. 1997
  11. G. J. Jeong and M. K. Lee, 'Design of a Scalable Pipelined RAM System,' IEEE J. Solid-State Circuits, vol. 33, no. 6, pp. 910-914, June 1998 https://doi.org/10.1109/4.678657
  12. F. Kamoun, and L. Kleinrock, 'Analysis of Shared Finite Storage in a Computer Network Node Environment Under General Traffic Conditions,' IEEE Trans. Commun., vol. COM-28, no. 7, pp. 992-1003, July 1980 https://doi.org/10.1109/TCOM.1980.1094756
  13. G. Latouche, 'Exponential Servers Sharing a Finite Storage: Comparison of Space Allocation Policies,' IEEE Trans. Commun., vol. COM-28, no. 6, pp. 910-915, June 1980 https://doi.org/10.1109/TCOM.1980.1094731
  14. M. Yoshimoto, K. Anami, H. Shinohara, T. Yoshihara, H. Takagi, S. Nagao, S. Kayano, and T. Nakano, 'A divided word-line structure in the static RAM and its application to a 64k full CMOS RAM,' IEEE J. Solid-State Circuits, vol. SC-18, no. 5, pp. 479-485, Oct. 1983 https://doi.org/10.1109/JSSC.1983.1051981
  15. D. Liu and C. Svensson, 'Power Consumption Estimation in CMOS VLSI Chips,' IEEE J. Solid-State Circuits, vol. 29, no. 6, pp. 663-670, June 1994 https://doi.org/10.1109/4.293111
  16. G. J. Jeong, 'VLSI design of CMOS shared scalable buffer switch for gigabit ATM switching network,' PhD dissertation, Yonsei university, 1999