ETRI Journal

  • 제25권5호
  • /
  • Pages.288-296
  • /
  • 2003
  • /
  • 1225-6463(pISSN)
  • /
  • 2233-7326(eISSN)
한국전자통신연구원 (Electronics and Telecommunications Research Institute)
권호 표지

Low Power 260k Color TFT LCD Driver IC

  • 투고 : 2003.01.15
  • 발행 : 2003.10.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

In this study, we present a 260k color TFT LCD driver chip set that consumes only 5 mW in the module, which has exceptionally low power consumption. To reduce power consumption, we used many power-lowering schemes in the logic and analog design. A driver IC for LCDs has a built-in graphic SRAM. Besides write and read operations, the graphic SRAM has a scan operation that is similar to the read operation of one row-line, which is displayed on one line in an LCD panel. Currently, the embedded graphic memory is implemented by an 8-transistor leaf cell and a 6-transistor leaf cell. We propose an efficient scan method for a 6-transistor embedded graphic memory that is greatly improved over previous methods. The proposed method is implemented in a 0.22 ${\mu}m$ process. We demonstrate the efficacy of the proposed method by measuring and comparing the current consumption of chips with and without our proposed scheme.

키워드

참고문헌

  1. COM Circuit Design, Layout, and Simulation Baker, R.Jacob(et al.)
  2. CMOS Analog Circuit Design Allen, Phillip E.(et al.)
  3. VLSI Circuits and Systems in Silicon Brown, Andrew(et al.)
  4. IEEE J. Solid State Circuits v.35 no.11 A 16-Mb 40-MHz Loadless CMOS Four-Transistor SRAM Macro Koichi Takeda;Yoshiharu Aimoto(et al.)
  5. IEEE J. Solid-State Circuits v.35 no.1 Low-Power Embedded SRAM with the Current-Mode Write Technique Wang, Jinn-Shyan;Tseng, Wayne;Li, Hung-Yu
  6. IEEE J. Solid-State Circuits v.36 no.5 A Bitline Leakage Compensation Scheme for Low-Voltage SRAMs Ken'ichi Agawa;Hiroyuki Hara(et al.)
  7. IEEE J. Solid-State Circuits v.27 no.11 A 7-ns 140mW 1-Mb CMOS SRAM with Current Sense Amplifier Katasuro Sasaki(et al.)
  8. IEEE J. Solid-State Circuits v.32 no.3 A Low Voltage SRAM For Embedded Application James, S.(et al.)
  9. ETRI J. v.23 no.2 Dynamic Power Supply Current Testing for Open Defects in CMOS SRAMs Yoon, D.H.(et al.)
  10. IEEE J. Solid-State Circuits v.30 no.4 A Source Sensing Technique Applied to SRAM Kevin(et al.)
  11. IEEE J. Solid-State Circuits v.30 no.4 A 6-ns 4-Mb CMOS SRAM with Offset-Voltage-Insensitive Current Sense Amplifiers Koichiro Ishibashi(et al.)