참고문헌
- Boynton, T., Yu, W. and Pak, J.(1997), Gate CD Control for a 0.35um Logic Technology, 1997 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings, San Francisco, CA, October, F9-F12
- Chen, C. P., Shyu, A., Liou, P., Leu, R. Q., Huang, K., Lin, J. Y., Yang, T. H., Liu, H. C., Ting, M. I. and Shih, Y. C.(1998). A novel Methodology of Critical Dimension Statistical Process Control, 1998 Semiconductor Manufacturing Technology Workshop, Hsinchu, Taiwan, June, 124-130
- Elliot, R. C., Nuranic, R. K., Gudmundsson, D., Preil, M., Nasongkhla, R. and Shanthikumar, J. G. (1999), Critical Dimension Sampling Planning for Sub-0.25 Micron Processes, 1999 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workship, Boston, MA, September, 139-142
- Jaeger, R. C. (1993), Modular Series on Solid State Devices-Volume V. Introduction to Microelectronic Fabrication, edited by Neudeck, G. W. and Pierret, R. F., Addison-Wesley, New York
- Montgomery, D. C. (1997), Design and Analysis of Experiments, 4th edn, Wiley, New York
- Montgomery, D.C. and Runger, G. C.(1999), Applied Statistics and Probability for Engineers, 2nd edn, Wiley, New York
- nassif, S. R. (1998), Within-Chip Variability Analysis, Technical Digest of the 1998 IEEE International Electron Devices Meeting, San Francisco, CA, Decemeber, 283-286
- Orshansky, M., Milor, L., Chen, P., Keutzer, K. and Hu, C. (2000), Impact of Systematic Spatial Intra-Chip Gate Length Variability on Performance of high-Speed Digital Circuits, Technical Digest of the 2000 IEEE/ACM International Conference on Computer Aided Design, San Jose, CA, November, 62-67
- Pierret, R. F.(1996), Semiconductor Device Fundamentals, Addison-Wesley, New York
- Preil, M. E. and Mack, C. A. (2001)Measurement and Analysis of Reticle and Wafer Level Contributions to Total CD Variation, Proceedings of SPIE-the International Society for Optical Engineering, Edinburgh, UK, May, 4404, 144-152
- Retajczyk, T. F. Jr. and Larsen, W. (1977), Statistical Methods for Estimating Variance Components for Integrated Circuits Device Parameters, Microelectronics and Reliability, 16(5), 561-566
- Stine, B. E., Boning, D. S. and Chung, J. E. (1997), Analysis and Decomposition of Spatial Variation in Integrated Circuit Processes and Devices, IEEE Transactions on Semiconductor Manufacturing, 10(1), 24-41
- Stine, B. E., Boning, D. S., Chung, J. E., Bell, D. A. and Equi, E. (1996), Inter-and Intra-Die Polysilicon Critical Dimension variation, Proceedings of SPIE-the International Society for Optical Engineering, Austin, TX, October, 2874, 27-35