Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

New Testability Measure Based on Learning

학습 정보를 이용한 테스트 용이도 척도의 계산

  • 김지호 (중앙대학교 전자전기공학부) ;
  • 배두현 (중앙대학교 전자전기공학) ;
  • 송오영 (중앙대학교 전자전기공학부)
  • Published : 2004.05.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents new testability measure based on learning, which can be useful in the deterministic process of test pattern generation algorithms. This testability measure uses the structural information that are obtained by teaming. The proposed testability measure searches for test pattern that can early detect the conflict in case of the hardest decision problems. On the other hand in case of the easiest decision problem, it searches for test pattern that likely results in the least conflict. The proposed testability measure reduces CPU time to generate test pattern that accomplishes the same fault coverage as that of the distance-based measure.

본 연구는 테스트 패턴 생성 알고리즘에서 결정 과정을 안내하는 데 이용되는 새로운 테스트 용이도 척도 계산법을 제안한다. 이 테스트 용이도 척도는 학습에 의해 얻어지는 회로의 구조적 정보를 이용한다. 제안된 테스트 용이도 척도는 오직 하나의 해결책이 존재할 경우 모순조건을 조기에 찾아내는 패턴을 유도하며, 반면에 다수의 해결책들이 존재할 경우 최소한의 모순이 발생토록 유도한다. 제안된 테스트 용이도 척도는 기존의 방법과 동일한 고장 검출율을 얻는 패턴을 얻는데 소요되는 CPU 시간을 상당히 감소시킨다.

Keywords

References

  1. Rubin A. Parekhji, 'Testing embedded cores and SOCs-DFT, ATPG and BIST solutions,' Proceedings of the 16th International Conference on VLSI Design, pp. 17, 4-8 Jan. 2003 https://doi.org/10.1109/ICVD.2003.1183106
  2. H. Data and T. Hosokawa, 'A SoC test strategy based on a non-scan DFT method,' Proceedings of the 11 th Asian Test Symposium, pp.305-310, 18-20 Nov. 2002 https://doi.org/10.1109/ATS.2002.1181728
  3. J. Hirase, 'Test pattern length required to reach the desired fault coverage,' Proceedings of the 12th Asian Test Symposium, pp.508, 16-19 Nov. 2003 https://doi.org/10.1109/ATS.2003.1250878
  4. Z. Jiang and S. K. Gupta, 'A test generation approach for systems-on-chip that use intel lectual property cores,' Proceedings of the 12th Asian Test Symposium, pp.278-281, 16-19 Nov. 2003 https://doi.org/10.1109/ATS.2003.1250823
  5. M. H. Schulz and E. Trischler, 'SOCRATES: A Highly Efficient Automatic Test Pattern Generation System', IEEE Trans. on Computer-Aided Design, Vol.7, no.1, pp.126-137, Jan. 1988 https://doi.org/10.1109/43.3140
  6. W. kunz and D. K. Pradhan, 'Accelerated Dynamic learning for Test Pattern Generation in Combinational Circuits,' IEEE Trans. on Computer-Aided Design, Vol.12, no.5, pp.684-694, May. 1993 https://doi.org/10.1109/43.277613
  7. H. Fujiwara and T. Shimono, 'On the Acceleration of Test Generation Algorithms,' IEEE Trans. on Computer-Aided Design, Vol.C-30, pp. 215-222, 1983
  8. Miron Abromovico and Melvin A. Breuer, 'Digital Systems Testing and Testable Design,' IEEE Press, 1990