Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지

A 250MS/s 8 Bit CMOS folding and Interpolating AD Converter with 2 Stage Architecture

2단 구조를 사용한 250MS/s 8비트 CMOS 폴딩-인터폴레이팅 AD 변환기

  • 이돈섭 (두원공과대학 소프트웨어개발과) ;
  • 곽계달 (두원공과대학 소프트웨어개발과)
  • Published : 2004.08.01
Download PDF
⟨ Previous Next ⟩

Abstract

A CMOS 8 bit folding and interpolating ADC for an embedded system inside VLSI is presented in this paper. This folding ADC uses the 2 stage architecture for improving of nonlinearity. repeating the folding and interpolating twice. At a proposed structure, a transistor differential pair operates on the second folder. A ADC with 2 stage architecture reduces the number of comparators and resisters. So it is possible to provide small chip size, low power consumption and high operating speed. The design technology is based on fully standard 0.25m double-Poly 2 metal n-well CMOS Process. The simulated Power consumption is 45mW with an applied voltage of 2.5V and sampling frequency of 250MHz. The INL and DNL are within <ㅆㄸㅌ>$\pm$0.2LSB, respectively. The SNDR is approximately 45dB for input frequency of 10MHz.

본 논문에서는 VLSI의 내장 회로로 사용하기에 적합한 CMOS 8 비트 폴딩-인터폴레이팅 AD 변환기를 설계하였다. 폴딩 AD 변환기의 비선형성을 개선하기 위하여 입력신호의 폴딩-인터폴레이팅에 의한 신호처리가 차례로 2 번 반복되는 2 단 구조를 사용하였다. 이 구조에서는 2 번째 폴딩 회로로서 트랜지스터 차동쌍을 이용한다. 2 단 폴딩 ADC는 디지틸 출력을 얻기 위한 전압비교기와 저항의 개수를 현저히 줄일 수 있으므로 칩 면적, 소비전력, 동작속도 둥에서 많은 장점을 제공한다. 설계공정은 0.25$\mu$m double-poly 2 metal n-well CMOS 공정을 사용하였다. 모의실험결과 2.5V 전원 전압을 인가하고 250MHz의 샘플링 주파수에서 45mW의 전력을 소비하였으며 INL과 DNL은 각 각 $\pm$0.2LSB, SNDR은 10MHz 입력신호에서 45dB로 측정되었다.

Keywords

References

  1. Rob E. J. Van de Grift and Rudy J. Van de Plassche, 'A Monolithic 8-Bit Video A/D Converter', IEEE J. of Solid-State Circuits, vol. sc-19, no. 3, pp 376-377, June. 1984
  2. ROB E.J. Van de Grift, Ivow.J.M. Rutten, and Martien Van de Veen, 'An 8-bit Video ADC Incorporating Folding and Interpol-ation Techniques', IEEE J. of Solid-State Circuits, vol. sc-22, no. 6, pp 994-953, Dec. 1987
  3. P.Vorenkamp,R.Roovers, 'A 12b 50MSam-ples/s Cascaded Folding and Interpolating ADC, ISSCC97 Session8, pp.134-135,442, 1997
  4. M. Flynn and B. Sheahan. 'A 400-Msam-ple/s, 6-b CMOS folding ADC', ISSCC98, Session9, 1932-1938, 1998
  5. Johan van Valburg and Rudy J. van de Plassche, 'An 8-b 650-MHz Folding ADC', IEEE J. of Solid-State Circuits, vo1.27, no.12, pp. 1662-1666, Dec. 1992 https://doi.org/10.1109/4.173091
  6. Bram Nauta and Ardie G.W. Venus, 'A 70-MS/S HO-mW 8-b CMOS Folding and Interpolating A/D Converter', IEEE J. of Solid-State Circuits, vol.30, no.12, pp. 1302-1308, Dec. 1995 https://doi.org/10.1109/4.482155
  7. Ardie G.W. Venes, and Rudy J. van de Plassche, 'An 80-MHz, 80-mW, 8-b CMOS Folding A/D Converter with Distributed Track-and-Hold Processing', IEEE J, of Solid-State Circuits, vol. 31, no. 12, pp. 1846-1853, Dec. 1996 https://doi.org/10.1109/4.545804
  8. Mohammed Ismail and Terri Fiez, 'AnalogVLSI, SignaI and Information Processing', McGraw-Hill Book Co., pp.205-206, 1994
  9. Phillip E. Allen and Dounglas R. Holberg. 'CMOS Analog Circuit Design', Saunders College Publishing, pp. 96-103, 1987
  10. Michael P. Flynm and David J. Allstot, 'CMOS Folding A/D Converters with urrent-Mode Interpolation', IEEE J. of Solid-Stat Circuits, vol.3l, no.9, pp. 1248-1257, Sep. 1996
  11. Michael P. Flynn and Ben Sheahan, '400-Msample/s, 6-b CMOS Folding and Interpolating ADC', IEEE J. of Solid-Stat Circuits, vo1.33, no.12, pp. 1932-1938, Dec. 1999