Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Low-Cost AES Implementation for Wireless Embedded Systems

무선 내장형 시스템을 위한 제비용 AES의 구현

  • LEE Dong-Ho (School of Electrical Engineering and Computer Science, Kyungpook National University)
  • 이동호 (경북대학교 전기전자컴퓨터학부)
  • Published : 2004.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

AES is frequently used as a symmetric cryptography algorithm for the Internet. Wireless embedded systems increasingly use more conventional wired network protocols. Hence, it is important to have low-cost implementations of AES for thor The basic architecture of AES unrolls oかy one full cipher round which uses 20 S-boxes together with the key scheduler and the algorithm repeatedly executes it. To reduce the implementation cost further, the folded architecture which uses only eight S-box units was studied in the recent years. In this paper, we will study a low-cost AES implementation for wireless communication technology based on the folded architecture. We first improve the folded architecture to avoid the sixteen bytes of additional state memory. Then, we implemented a single byte architecture where only one S-box unit is used for data encryption and key scheduling. It takes 352 clocks to finish a complete encryption. We found that the maximum clock frequency of its FPGA implementation reaches about 40 MHz. It can achieve about 13 Mbps which is enough for 3G wireless communication technology.

AES는 인터넷 프로토콜의 대칭키 보안 알고리즘으로 널리 사용된다. 무선 내장형 시스템들이 점점 더 전통적인 유선 네트워크 프로토콜을 많이 사용하고 있으므로 이들 무선 내장형 시스템을 위한 저비용 AES 알고리즘 구현은 매우 중요하다. 가장 기본적인 AES 아키텍처는 키 스케줄을 포함하여 20개의 S-box를 사용하는 하나의 cipher 라운드로 구성되어 있다. 암호화는 동일한 라운드를 반복하여 완료된다. 근래에 이 방법의 구현 비용을 더욱 줄이기 위하여 오직 8개의 S-box만 사용하는 folded architecture가 제안되었다. 본 논문에서는 folded architecture를 이용하여 무선 통신 기술을 위한 저비용 AES 구현 구조에 대하여 연구한다. 먼저 folded architecture를 개선하여 16 바이트의 추가적인 상태 메모리 사용을 줄였다. 구현 비용을 더욱 줄이기 위하여 데이터 암호화에 하나의 S-box만 사용하는 single byte architecture를 구현하였다. Single byte architecture는 암호화에 352 클록이 소요된다. FPGA 구현 시 최대 동작 주파수는 40MHz에 도달하였다. 따라서 암호화 속도는 13Mbps 이상으로 3G 무선통신에 충분하다.

Keywords

References

  1. S. Ravi, A. Raghunathan, and N. Potlapally, 'Securing Wireless Data: System Architecture Challenges,' ISSS'02, October 2-4, Kyoto, Japan
  2. National Institute of Standards and Technology: FIPS 197: Advanced Encryption Standard, November 2001
  3. V. Fischer and M. Drutarovsky, 'Two Methods of Rijndael Implementation in Reconfigurable Hardware,' Cryptographic Hardware and Embedded Systems - CHES 2001, Third International Workshop, Paris, France, May 14-16, 2001 Proceedings, pp. 77-92 https://doi.org/10.1007/3-540-44709-1_8
  4. Satoh A., Morioka S., Takano K., Munetoh S.: A Compact Rijndael Hardware Architecture with the S-Box Optimization, Theory and Application of Cryptology and Information Security (ASIACRYPT 2001), Gold Coast, Australia, 2001
  5. McMillan S. and Patterson C.: JBits Implementations of the Advanced Encryption Standard (Rijndael), Field-Programmable Logic and Applications (FPL 2001), Belfast, Northern Ireland, UK, 2001
  6. P. Chodowiec and K. Gaj, 'Very Compact FPGA Implementation of the AES Algorithm,' Cryptographic Hardware and Embedded Systems, Cologne, Germany, September 8-10, 2003 Proceedings, pp. 319-333 https://doi.org/10.1007/b13240
  7. I. Verbauwhede I., P. Schawnont, and H. Kuo, 'Design and performance testing of a 2.29GB/s Rijndael processor', IEEE Journal of Solid-State Circuits, Volume: 38 Issue:3, March 2003 https://doi.org/10.1109/JSSC.2002.808300
  8. T. F. Lin, C.P. Su, C.T. Huang, C.W. Wu, 'A high-throughput low-cost AES cipher chip,' IEEE Asia-Pacific Conference on ASIC, 2002 https://doi.org/10.1109/APASIC.2002.1031538
  9. U. Mayer, Oelsner C., Kohler T., 'Evaluation of different rijndael implementations for high endservers,' IEEE International Symposium on Circuits and Systems, 2002
  10. Morioka S. and Satoh A., 'An Optimized S-Box Circuit Architecture for Low Power AES Design,' Cryptographic Hardware and Embedded Systems, San Francisco Bay, CA, 2002
  11. A.J. Elbirt, W. Yip, B. Chetwynd, and C. Paar, 'An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists,' IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volum: 9 Issue 4, August 2001 https://doi.org/10.1109/92.931230
  12. M. McLoone and McCanny J. V., 'High Performance Single-Chip FPGA Rijandael Algorithm Implementations, 'Cryptographic Hardware and Embedded Systems, Paris, France, 2001
  13. V. Niemi and K. Nyberg, UMTS SECURITY, 2003, John & Wiley & Sons, Ltd.