Low Power High Frequency Design for Data Transfer for RISC and CISC Architecture

RISC와 CISC 구조를 위한 저전력 고속 데이어 전송

  • Agarwal Ankur (Dept of Computer Science and Engineering, FAU) ;
  • Pandya A. S. (Dept of Computer Science and Engineering, FAU) ;
  • Lho Young-Uhg
  • ;
  • ;
  • 노영욱 (신라대학교 컴퓨터교육과)
  • Published : 2006.02.01

Abstract

This paper presents low power and high frequency design of instructions using ad-hoc techniques at transistor level for full custom and semi-custom ASIC(Application Specific Integrated Circuit) designs. The proposed design has been verified at high level using Verilog-HDL and simulated using ModelSim for the logical correctness. It is then observed at the layout level using LASI using $0.25{\mu}m$ technology and analyzed for timing characteristic under Win-spice simulation environment. The result shows the significant reduction up to $35\%$ in the power consumption by any general purpose processor like RISC or CISC. A significant reduction in the propagation delay is also observed. increasing the frequency for the fetch and execute cycle for the CPU, thus increasing the overall frequency of operation.

이 논문은 완전설계와 반주문설계 ASIC(Application Specific Integrated Circuit)을 설계 할 때 트랜지스터 수준에서 ad-hoc 기술을 사용한 저전력 고속의 명령어들 설계에 대한 것이다. 제안된 설계는 상위 수준은 Verilog-HDL을 사용하여 검증을 하였고, 논리적 정확성을 화인하기 위하여 ModelSim을 사용하여 시뮬레이션 하였다. 그리고 레이어 수준은 $0.25{\mu}m$ 기술을 사용하는 LASI를 사용하여 시험하였고, Win-spice 시뮬레이션 환경에서 시간 특성을 분석하였다. 시험을 한 결과에 의하면 RISC와 CISC와 같은 범용 프로세서는 전력 소모를 최대 $35\%$까지 감소되었다. 그리고 전파 지연이 많이 감소되었고 CPU의 반입과 수행 사이클의 빈도수가 증가됨에 따라 연산의 전체 빈도수가 증가되었다.

Keywords

References

  1. A. P. Chandrakasan, S. Sheng and R. W. Brodersen, 'Low Power CMOS Digital Design,' IEEE Journal of Solid State Circuits, Vol. 27, No.4, pp. 473-483, April 1992 https://doi.org/10.1109/4.126534
  2. Chip Weems, ''http://www.cs.umass.edu/-weems/researeh_ talks/Real-Time_RISC/index.htm,' Techinical Research Presentation September 1998
  3. www.arm.com, 'Techinical Reference Manual,' pp. 35-122, April-2001
  4. Charles Severance, http://www.netfact.cotn/-crs /faculty/ann1996.html, 'Beyond RISC- The Post RISC Architecture' - MIT Lincoln Labs, May 20, 1996
  5. Mutoh Shin'ichiro, Takakuni Douseki, Yasukuki matsuya, Takahiro Aoki, Santoshi Shigermatsu, Junzo Yamada, '1-V Power Supply high Speed Digital Circuit Technology With Multithreshold Voltage CMOS,' IEEE Journal of Solid State Circuits, Vol. 30,No.8, pp. 847-854, August 1995 https://doi.org/10.1109/4.400426
  6. Agarwal Ankur, Pandya Abhijit, Folleco Andres, 'A Novel Low Power Design of an ALU,' CCCIT Conference of Microprocessors, July2003
  7. K. Yano eI at., 'A 3.8ns CMOS 16*16 Multiplier using Complementary Pass Transistor logic,' IEEE Journal of Solid State Circuit, Vol.25, pp 388-395, April 1990 https://doi.org/10.1109/4.52161
  8. JU. Wang. S.Fang and W.Feng, 'New Efficient Designs for XOR and XNOR functions on Transistor Level,' IEEE Journal of Solid State Circuits, Vol.29,No. 7, pp.780-786, July 1994 https://doi.org/10.1109/4.303715
  9. R. Shalem,E. John, L. K. John, 'A Novel Low Power Energy Recovery Full AdderCell,' Proceedings of the IEEE Great Lakes Symposium of VLSI, pp. 380-383, February 1999
  10. Nagendra, M. J. Irwin and R.M.Owens, 'Area Time-Power- Tradeoff in Parallel Adders,' IEEE Circuits and System II, Vol 43, No. 10, pp 689-702, 1996 https://doi.org/10.1109/82.539001
  11. A. Agarwal, 'Low Power Design of an ALU,' MS Thesis, Florida Atlantic University, August 2003
  12. N. Weste and Eshraghian, Principles of CMOS VLSI Design, A System Perspective, MA Addision- Wesley, 1993
  13. K. Yano, 'Top Down Pass Transistor Logic Design,' IEEE Journal of Solid State Circuits, Vol. 32 No.7, pp. 1079-1089,1997 https://doi.org/10.1109/4.597298
  14. R. Zimmermann and W. Fichtner, 'Low Power Logic Styles: CMOS Versus Pass- Transistor Logic,' IEEE Joumal of Solid State Circuits, Vol.32,pp. 1079-1089, 1997 https://doi.org/10.1109/4.597298
  15. Pandya Abhijit, Ankur Agarwal, P. K. Kim,' Low Power Design of a Neuro processor,' Knowledge-Based lntelligent Information and Engineering Systems, Eds. V. Palade, R.J. Howlett and L. Jain, Springer, Berlin, Vol.2 pp.856-862, 2003
  16. L.J.M.Veendrick, 'Short Circuit Dissipitaion of CMOS Circuitry and its Impact on the design of the buffer circuits,' IEEE journal of Solid State Circuits, Vol. SC-19, pp. 468-473, August 1984
  17. A. Al-Sheraidah, 'Novel Multiplexer- Based Architecture for Full Adder Design,' MS Thesis, Florida Atlantic University, August 2000
  18. J. M. Rabaey, Digital Integrated Circuits, A Design Perspective, Prentice Hall, 1995
  19. A. P. Chandrakasan, S. Sheng and R. W. Brodersen, 'Low Power CMOS Digital Design,' IEEEJoumal of Solid State Circuits, Vol.27, No.4, pp. 473-483, April 1992 https://doi.org/10.1109/4.126534