전자공학회논문지SC (Journal of the Institute of Electronics Engineers of Korea SC)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

델타시그마 변환기 구조와 Limit Cycle 발생

Delta-Sigma Modulator Structure and limit Cycle Generation

  • 현덕환 (경주대학교 컴퓨터정보시스템공학부)
  • Hyun, Deok-Hwan (Dept. of Comp. & Information System Engineering Gyeongju University)
  • 발행 : 2006.01.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

델타시그마 변환기에서 limit cycle 에 의한 패턴 노이즈 문제는 오래 동안 설계자들을 괴롭혀 온 문제이다. 델타시그마 변환기의 동작과 출력은 입력과 초기치에 의해 결정된다. 본 논문은 델타시그마 변환기의 구조에 따른 패턴잡음의 발생정도를 널리 쓰이는 네 가지 모델로 비교 하였다. 델타시그마 변환기 중 적분기형 과 공진기형의 차이와 부궤환 방식에 따른 차이를 비교 하였으며 그 결과는 적분기 형식의 증폭단을 사용하는 델타시그마 변환기가 패턴잡음을 적게 발생시키는 것으로 판명되었다.

Pattern noise in the Delta-Sigma modulator is a well Known phenomenon that intrigued many circuit designers. These noise appear as the modulator output falls into a cyclic mode of operation. This paper addresses the dependence of these tone signal upon the system topologies. Among the four well known single-stage DSM topologies, namely Cascade of Integrators with Feedback Form(CIFB), Cascade of Integrators with Feedforward Form(CIFF), Cascade of Resonators with Feedback Form(CRFB), and Cascade of Resonators with Feedforward Form(CRFF), resonator type DSMs turn out to be more susceptible to the pattern noise than the integrator type. Noise transfer functions of the investigated topologies are also presented.

키워드

참고문헌

  1. R.W. Stewart, E. Pfann, 'Oversampling and Sigma-Delta strategies for data conversion,' Electronic and Communication Engineering Journal, pp.37-47, Feb. 1998 https://doi.org/10.1049/ecej:19980106
  2. Steven R. Norsworthy, Richard Schreier, Gabor C Temes, 'Delta-Sigma data converters, theory, design, and simulation', IEEE Press, 1996
  3. Rex T. Baird, Terri S. Fiez, 'Stability analysis of high-order modulator for delta-sigma ADCs', IEEE Proc. of ISCAS '93, pp. 1361-1364, May 1993 https://doi.org/10.1109/ISCAS.1993.393984
  4. Sasan H. Ardalan, John J. Paulos, 'Stability analysis of high-order sigma-delta modulators', IEEE Proc. of ISCAS '86, pp. 715-718, May 1986
  5. Ngai Wong, Tung-Sang Ng, 'DC stability analysis of high-order low pass ${\sigma}{\Delata}$ modulators with distinct unit circle NTF zeros', IEEE Trans. on Circuit and Systems Part-Ⅱ, vol.50,no.1, pp.12-30, Jan. 2003 https://doi.org/10.1109/TCSII.2003.808901
  6. Y. Matsuya, K. Uchimura, A. Iwata et al., ,'A16-bit oversampling A/D converter technology using triple integration noise shaping', IEEE Journal of Solid-State Circuits, vol. SC-22 no.4, pp.921-929, Dec. 1987 https://doi.org/10.1109/JSSC.1987.1052839
  7. Alan J. Davis, Godi Fischer, 'A MASH modulator with digital correction for amplifier finite gain effects and c-ratio matching errors', IEEE Proc. of MWSCAS '97, May 1997 https://doi.org/10.1109/MWSCAS.1997.666073
  8. S. Janti, C. Ouslis, A. Sedra, 'Transfer function design for ${\delta}{\Sigma}$ converters', IEEE Proc. of ISCAS '96, pp.433-346, May 1996 https://doi.org/10.1109/ISCAS.1994.409402
  9. Kirk C.-H. Chao, Shujaat Nadeem, Wai L. Lee, Charles G. Sodini, 'A higher order topology for interpolative modulators for oversampling A/D converters', IEEE Trans. on Circuits and Systems, vol.37, no.3, pp.309-318, Mar. 1990 https://doi.org/10.1109/31.52724
  10. Philip Steiner, Woodward Yang, 'A framework for analysis of high-order sigma-delta modulators', IEEE Trans. on Circuits and Systems Part-Ⅱ, vol.44, no.1, pp.1-10, Jan 1997 https://doi.org/10.1109/82.559364
  11. Deokhwan Hyun, Godi Fischer, 'Limit cycles and pattern noise in single-stage single-bit delta-sigma modulators', IEEE Trans. on Circuits and Systems Part-I, vol.49, no.5, pp.646-656, May 2002 https://doi.org/10.1109/TCSI.2002.1001954
  12. Tai-Haur Kuo, Kuan-Dar Chen, Jhy-Rong Chen, 'Automatic coefficients design for high-order sigma-delta modulators', IEEE Trans. on Circuit and Systems Part-Ⅱ, vol.46, no.1 pp.6-15, Jan. 1999 https://doi.org/10.1109/82.749075