A Low-power EEPROM design for UHF RFID tag chip

UHF RFID 태그 칩용 저전력 EEPROM설계

  • Published : 2006.03.01

Abstract

In this paper, a low-power 1Kb synchronous EEPROM is designed with flash cells for passive UHF RFID tag chips. To make a low-power EEPROM, four techniques are newly proposed. Firstly, dual power supply voltages VDD(1.5V) and VDDP(2.5V), are used. Secondly, CKE signal is used to remove switching current due to clocking of synchronous circuits. Thirdly, a low-speed but low-power sensing scheme using clocked inverters is used instead of the conventional current sensing method. Lastly, the low-voltage, VDD for the reference voltage generator is supplied by using the Voltage-up converter in write cycle. An EEPROM is fabricated with the $0.25{\mu}m$ EEPROM process. Simulation results show that power dissipations are $4.25{\mu}W$ in the read cycle and $25{\mu}W$ in the write cycle, respectively. The layout area is $646.3\times657.68{\mu}m^2$.

본 논문에서 는 플래쉬 셀을 사용하여 수동형 UHF RFID 태그 칩에 사용되는 저전력 1Kb 동기식 EEPROM을 설계하였다. 저전력 EEPROM을 구현하기 위한 방법으로 다음과 같은 4가지 방법을 제안하였다. 첫째, VDD(=1.5V)와 VDDP(=2.5V)의 이중 전원 공급전압 방식을 사용하였고, 둘째, 동기식 회로 설계에서 클럭(clock) 신호가 계속 클럭킹(clocking)으로 인한 스위칭 전류(switching current)가 흐르는 것을 막기 위해 CKE(Clock Enable) 신호를 사용하였다. 셋째, 읽기 사이클에서 전류 센싱(current sensing) 방식 대신 저전력 소모를 갖는 clocked inverter를 사용한 센싱 방식을 사용하였으며, 넷째, 쓰기 모드시 Voltage-up 변환기(converter) 회로를 사용하여 기준전압 발생기(Reference Voltage Generator)에는 저전압인 VDD를 사용할 수 있도록 하여 전력 소모를 줄일 수가 있었다. $0.25{\mu}m$ EEPROM 공정을 이용하여 칩을 제작하였으며, 1Kb EEPROM을 설계한 결과 읽기 모드와 쓰기 모드 시에 소모되는 전력은 각각 $4.25{\mu}W$$25{\mu}W$이고, 레이아웃 면적(layout area)은 $646.3\times657.68{\mu}m^2$이다.

Keywords

References

  1. http:/www.epcglobalinc.org
  2. Weinstein, R. RFID : a technical overview and its application to the enterprise,' IT Professional, vol. 7, Issue 3, pp. 27-33 May-June 2005
  3. Udo Karthaus and Martin fischer, 'Fully Integrated Passive UHF RFID Transponder IC with $16.7{\mu}W$ Minimurn RF input power,' IEEE Journal of Solid-State circuits, vol.38, pp. 1602-1608, Oct. 2003 https://doi.org/10.1109/JSSC.2003.817249
  4. G.Yaron, S.J.Prasad, M.S.Ebel, B.M.K.Leong, 'A 16K E2PROM Employing New Array Architecture and Designed-In reliability Features,' IEEE JSSC, vol. SC-17. pp. 833-840 Oct. 1982
  5. Junghwan Lee, Minkyung Ko, 'A novel EEPROM cell for smart card application' Micro electronic Engineering, vol 71, Issues 3-4, pp. 283-287, May 2004 https://doi.org/10.1016/j.mee.2004.01.037
  6. Fei Xu, Xiangqing He, Li Zhang, 'Key Design Techniques of A 40ns 16K Bits Embedded EEPROM Memory' Communications, Circuits and Systems, ICCCAS 2004 International Conference, vol.2, pp. 1516-1520, Jun. 2004
  7. J. F. Dickson, 'On-Chip High-Voltage generation in MNOS Integrated Circuits Using an Improved Voltage Multiplier Technique,' IEEE Journal of Solid-State Circuits, vol. 11, pp. 374-378, Jun. 1976 https://doi.org/10.1109/JSSC.1976.1050739
  8. Y.H.Kim, 'A Study on Low-Voltage DRAM Circuit Design' Thesis of the Ph.D in Pohang University of Science and Technology,' pp.137-149, May 2000
  9. Hironori Banba et al., 'A CMOS Bandgap Reference Circuit with Sub-1V Operation,' IEEE Journal of Solid-State Circuits, vol.34, pp.670-674, May 1999 https://doi.org/10.1109/4.760378
  10. Gyu-Ho Lim et al., 'A CMOS Bandgap Reference Voltage/Current Bias Generator And Its Responses for Temperature and Radiation,' IEEK Summer Conference, vol.26, pp.1093-1096, July 2003