A DC-DC Converter Design with Internal Capacitor for TFT-LCD Driver IC

TFT -LCD 구동 IC용 커패시터 내장형 DC-DC 변환기 설계

  • Published : 2006.07.01

Abstract

A non-overlap boosted-clock charge pump(NBCCP) with internal pumping capacitor, an advantageous circuit from a minimizing point of TFT-LCD driver IC module, is proposed in this paper. By using the non-overlap boosted-clock swinging in 2VDC voltage, the number of pumping stages is reduced to half and a back current of pumping charge from charge pumping node to input stage is also prevented compared with conventional cross-coupled charge pump with internal pumping capacitor. As a result, pumping current of the proposed NBCCP circuit is increased more than conventional cross-coupled charge pump, and a layout area is decreased. A proposed DC-DC converter for TFT-LCD driver IC is designed with $0.18{\mu}m$ triple-well CMOS process and a test chip is in the marking.

본 논문에서는 TFT-LCD 구동 IC 모듈의 소형화측면에서 유리한 DC-DC 변환기 회로인 펌핑 커패시터 내장형 비중첩 부스트-클락 전하펌프 (Non-overlap Boosted-Clock Charge Pump: NBCCP) 회로가 제안되었다 .2VDC 전압으로 스윙하는 비중첩 부스트-클럭의 사용으로 기존의 펌핑 커패시터 내장형 크로스-커플드 전하펌프에 비해 펌핑 단의 수를 반으로 줄일 수 있었고, 전하 펌핑 노드의 펌핑된 전하가 입력 단으로 역류되는 현상을 방지하였다 . 그 결과 제안된 펌핑 커패시터 내장형 비중첩 부스트-클럭 전하펌프 회로는 기존의 펌핑 커패시터 내장형 크로스-커플드 전하펌프에 비해 펌핑 전류가 증가하였고, 레이아웃 면적은 감소되었다. 제안된 TFT-LCD 구동 IC용 DC-DC 변환기 회로를 $0.18{\mu}m$ Triple-Well CMOS 공정을 사용하여 설계하고, 테스트 칩을 제작 중에 있다.

Keywords

References

  1. M. Hirata et aI., 'New Plus- and Minus-Voltage Generator for TFT-LCD Panels,' Proceedings of the 2nd IEEE Asia-Pacific Conference on ASIC, Aug. 2000
  2. E. Bayer et al., 'A High Efficiency Single-Cell Cascaded Charge Pump Topology,' Proc. IEEE Power Electronics Specialists Conference, vol. 1, pp.290-295, Aug. 2001
  3. J. F. Dickson, 'On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique,' IEEE Journal of Solid-State Circuits, vol. 11, pp. 374-378, June 1976 https://doi.org/10.1109/JSSC.1976.1050739
  4. J. T. Wu and K. L. Chang, 'MOS charge pump for low-voltage operation,' IEEE Journal of Solid-State Circuits, vol. 33, pp. 592-597, Apr. 1998 https://doi.org/10.1109/4.663564
  5. S. I. Cho et aI., 'A Boosted Voltage Generator for Low-Voltage DRAMs,' Current Applied Physics, Dec. 2003
  6. Y. H. Kim et aI., 'Two-Phase Boosted Voltage Generator for Low-Voltage Giga-Bit DRAMs,' IEICE Trans. Electron, vol. E83-C, No.2, pp. 266-269, Feb. 2000