Analysis of Transport Characteristics for Double Gate MOSFET using Analytical Current-Voltage Model

해석학적 전류-전압모델을 이용한 이중게이트 MOSFET의 전송특성분석

  • 정학기 (군산대학교 전자정보공학부)
  • Published : 2006.09.01

Abstract

In this paper, transport characteristics have been investigated using analytical current-voltage model for double gate MOSFET(DGMOSFET). Scaling down to 100nm of gate length for MOSFET can bring about various problems such as a threshold voltage roll-off and increasing off current by tunneling since thickness of oxide is down by 1.fnm and doping concentration is increased. A current-voltage characteristics have been calculated according to changing of channel length,using analytical current-voltage relation. The analytical model has been verified by calculating I-V relation according to changing of oxide thickness and channel thickness as well as channel length. A current-voltage characteristics also have been compared and analyzed for operating temperature. When gate voltage is 2V, it is shown that a current-voltage characteristic in 77K is superior to in room temperature.

이 연구에서는 해석학적 전류-전압 모델을 이용하여 DGMOSFET(Double Gate MOSFET)의 전송특성을 분석하였다. MOSFET의 게이트길이가 100nm이하로 작아지면 산화막두께가 1.5m이하로 작아져야만하고 채널의 도핑이 매우 증가하기 때문에 소자의 문턱전압변화, 누설전류의 증가 등 다양한 문제가 발생하게 된다 이러한 문제를 조사하기 위하여 해석학적 전류-전압 모델을 이용하여 소자의 크기를 변화시키면서 전류-전압특성을 조사하였다 소자의 크기를 변화시키면서 해석학적 전류-전압 모델의 타당성을 조사하였으며 온도 변화에 대한 특성도 비교 분석하였다. 게이트 전압이 2V에서 77K의 전류-전압 특성이 실온에서 보다 우수하다는 것을 알 수 있었다.

Keywords

References

  1. M.Bescond, J.L.Autran, D.Munteanu and M. Lannoo, 'Atomic-scale modeling of double gate MOSFETs using a tight-binding Green's function formalism', Solid-State Elec., vol.48, pp.567-574, 2004 https://doi.org/10.1016/j.sse.2003.09.025
  2. 고석웅, 정학기, '나노구조 Double Gate MOSFET의 핀치오프특성에 관한 연구', 한국해양정보통신학회, vol.6, no.7, pp.1074-1078, 2002
  3. Woo Yong Choi, Byung Yong Choi, Dong Soo Woo, Young Jin Choi, Jong Duk Lee and Byung Gook Park, 'Side-Gate Design Optimization of 50nm MOSFETs with Electrically Induced Source/Drain', Jpn. J. Appl. Phys., Vol. 41, Part 1, No. 4B, pp. 2345-2347, 2002 https://doi.org/10.1143/JJAP.41.2345
  4. D. G. Borse, S. J. Vaidya and Arun N. Chadorkar, 'Study of SILC and Interface Trap Generation Due to High Field Stressing and Its Operating Temperature Dependence in 2.2nm Gate Dielectrics', IEEE Trans. Electron Dev., Vol. 49, No. 4, pp. 699-701, 2002 https://doi.org/10.1109/16.992883
  5. Byung Yong Choi, Suk Kang Sung, Byung Gook Park and Jong Duk Lee, 70nm NMOSFET Fabrication with 12nm n+-p Junctions Using As2+ Low Energy Implantations, Jpn. J. Appl. Phys., Vol. 40, Part 1, No. 4B, pp. 2607-2610, 2001 https://doi.org/10.1143/JJAP.40.2607
  6. Seong-Dong Kim, Chel-Min Park and Jason C. S. Woo, Advanced Model Analysis of Series Resistance for CMOS Scaling Into Nanometer Regime-Part I : Theoretical Derivation, IEEE Trans. Electron Dev., Vol.49, No.3, pp.457-466, 2002 https://doi.org/10.1109/16.987117
  7. Y. Taur, 'An analytical solution to a double-gate MOSFET with undoped body' IEEE Electron Device Lett., vol. 21, pp. 245-247, 2000 https://doi.org/10.1109/55.841310
  8. Y. Taur, 'A Continous, Analytic Drain-Current Model for DG MOSFETs' IEEE Electron Device Lett., vol. 25, pp. 107-109, 2004 https://doi.org/10.1109/LED.2003.822661