대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

위상 검출기 출력을 이용한 백플레인용 5Gbps CMOS 적응형 피드포워드 이퀄라이저

5Gbps CMOS Adaptive Feed-Forward Equalizer Using Phase Detector Output for Backplane Applications

  • 이기혁 (연세대학교 전기전자공학과) ;
  • 성창경 (연세대학교 전기전자공학과) ;
  • 최우영 (연세대학교 전기전자공학과)
  • Lee, Gi-Hyeok (Department of Electrical and Electronic Engineering, Yonsei University) ;
  • Seong, Chang-Gyeong (Department of Electrical and Electronic Engineering, Yonsei University) ;
  • Choi, U-Yeong (Department of Electrical and Electronic Engineering, Yonsei University)
  • 발행 : 2007.05.25
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

0.13${\mu}m$ CMOS 공정을 이용하여 백플레인 응용 분야를 위한 5Gbps 고속 적응형 피드포워드 이퀄라이저를 설계하였다. 설계된 이퀄라이저는 클럭 복원 회로의 위상 검출기 출력을 이용하여 인접 심벌간의 간섭 정도를 판단하고 이퀄라이저의 보상 이득을 조절하는 피드백 회로를 갖는다. 이를 통해 여러 길이의 백플레인 채널 환경에 적합한 보상 이득을 제공하는 적응 동작을 한다.

A 5Gbps CMOS　adaptive feed-forward equalizer designed for backplane applications is described. The equalizer has adaptive feedback circuits to control the compensating gain of the equalizing filter, which uses a phase detector in clock recovery circuit to detect ISI (Inter-Symbol Interference) level. This makes the equalizer operate adaptively for a various channel length of backplane environments.

키워드

참고문헌

  1. J. S. Choi, M. S. Hwang and D. K. Jeong. 'A $0.18{\mu}mm$ CMOS 3.5-Gb/s Continuous-Time Adaptive Cable Equalizer Using Enhanced Low-Frequency Gain Control Method.', IEEE J. Solid-State Circuits, vol. 39, pp. 419-425, March 2004 https://doi.org/10.1109/JSSC.2003.822774
  2. S. Gondi, J. Lee, D. Takeuchi and B. Razavi, 'A 10Gb/s CMOS Adaptive Equalizer for Backplane Applications,' ISSCC Dig. Tech. Paper, pp. 328-329, Feb., 2005 https://doi.org/10.1109/ISSCC.2005.1494002
  3. A. C. Carusone, 'Analog Adaptive Filters.' tutorial at the IEEE Int. Symp. Circuits and Syst. May 2003
  4. N. Krishnapura, et al., 'A 5Gb/s NRZ Transceiver with Adaptive Equalization for Backplane Transmission', ISSCC Dig. Tech. Paper, pp. 60-61, Feb., 2005 https://doi.org/10.1109/ISSCC.2005.1493868
  5. R. Payne, et al., 'A 6.25-Gb/s Binary Transceiver in $0.13-{\mu}m$ CMOS for Serial Data Transmission Across High Loss Legacy Backplane Channels', IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2646-2657, Dec. 2005 https://doi.org/10.1109/JSSC.2005.856583
  6. A. C. Carusone, 'An Equalizer Adaptation Algorithm to Reduce Jitter in Binary Receivers', IEEE Trans. on Circuits Syst II, vol.53, no.9, Sept. 2006 https://doi.org/10.1109/TCSII.2006.881161
  7. B. Razavi, 'Design of Integrated Circuits for Optical Communications', McGraw Hill, 2003
  8. C. K. Seong, S. W. Lee and W. Y. Choi, 'A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Enhanced Phase Resolution', IEICE Trans. Electron., vol.E90-c, no.1, pp. 165-170, Jan. 2007 https://doi.org/10.1093/ietele/e90-c.1.165