International Journal of Quality Innovation

  • 제8권2호
  • /
  • Pages.132-146
  • /
  • 2007
  • /
  • 1598-2688(pISSN)
  • /
  • 2363-7021(eISSN)
한국품질경영학회 (Korean Society for Quality Management)
권호 표지

Research on the WIP-based Dispatching Rules for Photolithography Area in Wafer Fabrication Industries

  • Lin, Yu-Hsin (Department of Industrial Engineering and Management Ming-Hsin University of Science & Technology) ;
  • Tsai, Chih-Hung (Department of Industrial Engineering and Management Ta-Hwa Institute of Technology) ;
  • Lee, Ching-En (Chairman, AdvancedTEK International Corp.) ;
  • Chiu, Chung-Ching (Department of Industrial Engineering and Management Chin-Min Institute of Technology)
  • 발행 : 2007.08.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

Constructing an effective production control policy is the most important issue in wafer fabrication factories. Most of researches focus on the input regulations of wafer fabrication. Although many of these policies have been proven to be effective for wafer fabrication manufacturing, in practical, there is a need to help operators decide which lots should be pulled in the right time and to develop a systematic way to alleviate the long queues at the bottleneck workstation. The purpose of this study is to construct a photolithography workstation dispatching rule (PADR). This dispatching rule considers several characteristics of wafer fabrication and influential factors. Then utilize the weights and threshold values to design a hierarchical priority rule. A simulation model is also constructed to demonstrate the effect of the PADR dispatching rule. The PADR performs better in throughput, yield rate, and mean cycle time than FIFO (First-In-First-Out) and SPT (Shortest Process Time).

키워드

참고문헌

  1. Atherton, R. W. and Dayhoff, J. E.(1986a), Signatures Analysis: Simulation of Inventory, Cycle Time, and Throughput Trade-Offs in Wafer Fabrication. IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. 9, No.4, pp. 498-507 https://doi.org/10.1109/TCHMT.1986.1136668
  2. Atherton, R. W. and Dayhoff, J. E.(1986b), Signatures Analysis of dispatch Schemes in Wafer Fabrication. IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. 9, No.4, pp. 518-525 https://doi.org/10.1109/TCHMT.1986.1136660
  3. Blackstone, J. H.(l990), Capacity Management. South-Western Publishing Co
  4. Burdett, D. and Thompson, M.(1993), AutoSched and The Simulator System User's Manual. AutoSimulations Inc
  5. Burman, D. Y., Gurrola-Gal, F. J., Nozari, A., Sathaye, S. and Sitarik, J. P.(1986), Performance Analysis Techniques for IC Manufacturing Lines. AT&T Bell Labs Technical Journal, Vol. 65, No.4, pp. 46-57
  6. Fowler, J. W., Phillips, D. T. and Hogg, G. L.(1992), Real-Time Control of Multi-product Bulk-Service Semiconductor Manufacturing Processes. IEEE Transactions on Semiconductor Manufacturing, Vol. 5, No.2, pp. 158-163 https://doi.org/10.1109/66.136278
  7. Glassey, C. R. and Resende, M. G. C.(1988a), Closed-Loop Job Release Control for VLSI Circuit Manufacturing. IEEE Transactions on Semiconductor Manufacturing, Vol. 1, No.1, pp. 36-46 https://doi.org/10.1109/66.4371
  8. Glassey, C. R. and Resende, M. G. C.(1988b), A Scheduling Rule for Job Release in Semiconductor Fabrication. Operation Research Letters, Vol. 7, No.5, pp. 213-217 https://doi.org/10.1016/0167-6377(88)90033-8
  9. Glassey, C. R. and Weng, W. W.(1991), Dynamic Batching Heuristic for Simultaneous Processing. IEEE Transactions on Semiconductor Manufacturing, Vol. 4, No.2, pp. 77-82 https://doi.org/10.1109/66.79719
  10. Johri, P. K.(1989), Dispatching in an Integrated Circuit Wafer Fabrication Line. Proceedings of the 1989 Winter Simulation Conference, pp. 918-921
  11. Johri, P. K.(1994), Practical Issues in Scheduling and Dispatching in Semi-conductor Wafer Fabrication. Journal of Manufacturing Systems, Vol. 12, No.6, pp. 471-185
  12. Lin, Y. H. and Lee, C. E.(2001), The Total Standard WIP Estimation Method for Wafer Fabrication. European Journal of Operational Research, Vol. 9, No.3, pp. 78-94
  13. Law, A. M. and Kelton, W. D.(1991), Simulation modeling & analyze. Singapore: McGrawHill Ltd
  14. Lou, S. and Kager, P. W.(1989), A Robust Production Control Policy for VLSI Wafer Fabrication. IEEE Transactions on Semiconductor Manufacturing, Vol. 2, No.4, pp. 159-164 https://doi.org/10.1109/66.44620
  15. Lozinski C. and Glassey, C. R.(1988), Bottleneck Starvation Indicators for Shop Floor Control. IEEE Transactions on Semiconductor Manufacturing, Vol. 1, No.4, pp. 147-153 https://doi.org/10.1109/66.17988
  16. Tsai, C. H., G. T. Chang and R. K. Li.(1997), Integrating Order Release Control With Due-Date Assignment Rules. International Journal of Production Research, Vol. 35, No. 12, pp. 3379-3392 https://doi.org/10.1080/002075497194138
  17. Tsai, C. H. and R. K. Li.(2000), A Due-Date Oriented Scheduling Heuristic for Job Shop Cellular Manufacturing System. International Journal of Industrial Engineering-Theory, Applications, and Practice, Vol. 7, No.1, pp. 76-88
  18. Tsai, C. H., Y. M. Feng and R. K. Li.(2003), A Hybrid Dispatching Rules in Wafer Fabrication Factories. International Journal of the Computer, the Internet and Management, Vol. 11, No.1, pp. 64-72
  19. Uzsoy, R., Lee, C. Y. and Louis, A.(1994), A Review of Production and Scheduling Models in the Semiconductor Industry Part II: Shop-Floor Control. lIE Transactions, Vol. 26, No.5, pp. 44-55
  20. Wein, L. M.(1988), Scheduling Semiconductor Wafer Fabrication. IEEE Transactions on Semiconductor Manufacturing, Vol. 1, No.3, pp. 115-130 https://doi.org/10.1109/66.4384
  21. Wein, L. M. and Chevalier, P. B.(1992), A Broader View of the Job-Shop Scheduling Problem. Management Science, Vol. 38, No.7, pp. 1018-1033 https://doi.org/10.1287/mnsc.38.7.1018
  22. Weng, W. W. and Leachman, R. C.(1993), An Improved Methodology for Real-Time Production Decisions at Batch-Process Work Stations. IEEE Transactions on Semiconductor Manufacturing, Vol. 6, No.3, pp. 219-225 https://doi.org/10.1109/66.238169