대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

능동부하 스위치 구동 회로를 이용한 12비트 80MHz CMOS D/A 변환기 설계

A 12Bit 80MHz CMOS D/A Converter with active load inverter switch driver

  • 발행 : 2007.08.25
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 무선통신용 송신기에 적용 가능한 12비트 80MHz 전류구동 방식의 D/A 변환기를 설계하였다. 제안된 회로는 3비트 온도계 디코더 회로 4개를 병렬 연결한 혼합형 구조를 채택하였다. 제안된 D/A 변환기는 0.35um CMOS n-well 디지털 표준 공정을 사용하여 구현하였으며, 측정된 INL/DNL은 ${\pm}1.36SB/{\pm}0.62LSB$ 이하이며, 글리치 에너지는 $46pV{\cdot}s$이다. 샘플링 주파수 80MHz, 입력 주파수 19MHz에서 SNR과 SFDR은 58.5dB, 64.97dB로 측정되었다. 전력소모는 99mW로 나타났다. 본 논문에서 구현한 12비트 80MHz 전류구동 혼합구조 D/A 변환기는 고속, 고해상도의 성능을 필요로 하는 다양한 회로에 응용과 적용이 가능하다.

This paper describes a 12 bit 80MHz CMOS D/A converter for wireless transceiver. Proposed circuit in the paper employes segmented structure which consists of four stage 3bit thermometer decoders. Proposed D/A converter is manufactured 0.35um CMOS n-well digital standard process and measurement results show a ${\pm}1.36SB/{\pm}0.62LSB$ of INL/DNL and $46pV{\cdot}s$ of glitch energy. SNR and SFDR are measured to be 58.5dB and 64.97dB @ Fs=80MHz and Fin=19MHz with a total power consumption of 99mW. Such results proved that our work has low power consumption, high linearity, low glitch and improved dynamic performance. Therefore, our work can be appled to various high speed and high performance circuits.

키워드

참고문헌

  1. Jurgen Deveugele, Michiel Steyaert, 'A 10b 250MS/s binary-weighted current-steering DAC,' IEEE International solid-state circuit conference session20, pp. 362-363, 2004
  2. B. Razavi, Principle of Data Conversion System Design, IEEE Press, 1995
  3. M. Albiol, J. L. Gonzalez and E. Alarcon, 'Improved current -source sizing for high-speed high-accuracy current steering D/A converters,' ISCAS 2003, pp. 837-840, May 2003
  4. Ki-Hong Ryu, Sung Young Park and Kwang Sub Yoon, 'A 3.3V 12-Bit High-Speed Current Cell Matrix CMOS DAC,' J. Korean Phys. Soc, vol.39, No.1, pp. 127-131, July, 2001
  5. J. Bastos, M. Steyaert, A. M. Marques and W. Sansen, 'A 12bit Intrinsic Accuracy High Speed CMOS DAC,' IEEE J. Solid-State Circuits, vol. 33, No. 12, pp. 1959-1969, Dec. 1998 https://doi.org/10.1109/4.735536
  6. Ji Hyun Kim and Kwang Sub Yoon, 'An 8-bit CMOS 3.3-V 65MHz Digital to Analog Converter with a Symmetric Two-stage Current Cell Matrix Architecture' IEEE Transaction on circuits and Systems II, vol 45. Dec. 1998
  7. Sung Yong Park, Hyun Ho Cho and Kwang Sub Yoon, 'A 3.3V-110MHz 10-Bit CMOS Current-Mode DAC,' 2002 IEEE Asia Pacific Conference on ASIC Proceeding, pp. 173-173, 2002
  8. A. Van den Bosch, Marc A. F. Borrenmans, M. Steyaert and W. Sansen, 'A 10bit 1GSample/s Nyquist Current Steering CMOS D/A Converter,' IEEE J. Solid-State Circuits, vol. 36, No. 3, pp. 315-324, Mar. 2001 https://doi.org/10.1109/4.910469
  9. K. O'Sullivan, C. Gorman, M. Hennessy and Vincent Callaghan, 'A 12-bit 320-MSample/s Curret-Steering CMOS D/A Converter in $0.44mm^{2}$,' IEEE J. Solid-State Circuits, vol. 39, No. 7, pp. 1064-1072, July. 2004 https://doi.org/10.1109/JSSC.2004.829923
  10. H. H. Bae, J. S. Yoon, M. J. Lee, E. S. Shin and S. H. Lee, 'A 3 V 12b 100 MS/s CMOS D/A converter for high-speed system applications,' ISCAS 2003, vol. 1, pp. 869-872, May 2003
  11. A. van den Bosch, M. Borremans, M. Steyaert and W. Sansen, 'A 12-b 500-MSample/s current-steering CMOS D/A converter' in IEEE International Solid-State Circuits Conference Dig. Tech. Papers, pp. 366-367, 2001