Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Design of High-Performance ME/MC IP for Video SoC

Video SoC를 위한 고성능 ME/MC IP의 설계

  • Published : 2008.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposed a new VLSI architecture of motion estimation (ME) and compensation (MC) for efficient video compression and implemented it to hardware. ME is generally calculated using SAD result. So we proposed a new arithmetic method for SAD. The proposed SAD calculation method increases arithmetic efficiency and decreases external memory usage. Finally it increases performance of ME/MC. The proposed ME/MC hardware was implemented to ASIC with TSMC 90nm HVT CMOS library. The implemented hardware occupies about 330K gates and stably operates the clock frequency of 143MHz.

본 논문은 비디오 압축을 고성능으로 수행하기 위한 움직임 예측(motion estimation, ME) 및 보상(compensation, MC) 알고리즘의 VLSI 구조를 제안하고 하드웨어로 구현하였다. 움직임 예측을 계산하기 위해서는 일반적으로 SAD 결과를 이용하게 되는데 이를 위하여 새로운 연산방법을 제안하였다. 제안한 SAD 연산방법으로 인해 연산의 효율성이 증대되고 메모리의 사용을 줄임으로써 ME/MC의 성능을 높였다. 제안한 ME/MC 하드웨어는 TSMC 90nm HVT CMOS 공정으로 구현하였다. 구현된 하드웨어는 약 33만 게이트를 점유하였고, 143MHz의 클록 주파수에서 안정적으로 동작하였다.

Keywords

References

  1. S. Y. Yap and J.V. McCanny, "A VLSI Architecture for Variable block Size Video Motion estimation", IEEE Trans. on Circuits and Systems II: Express Briefs, Vol. 51, issue 7, pp. 384-389, Jul. 2004 https://doi.org/10.1109/TCSII.2004.829555
  2. Chen-Fu Lin, Jin-Jang Leou, "Adaptive Fast Full Search Motion estimation Algorithm for H.264," IEEE International Symposium on Circuits and Systems, pp.1493-1496, May 2005
  3. S. Zhu and K. Ma, "A new diamond search algorithm for fast block matching", IEEE Trans. on Image Proc., Vol. 9, No. 2, pp.287-290, Feb. 2000 https://doi.org/10.1109/83.821744
  4. A. Tourapis, O. Au, and M. Liou, "Highly efficient predictive zonal algorithms for fast block-matching motion estimation", IEEE Trans. on Circuits and Systems for Video Technology, pp. 934-947, Oct. 2000
  5. Donghyung Kim, Jechang Jeong, Xiao Song and Chengke Wu, "A Fast Macroblock Mode Selection Algorithm In The H.264/AVC Standard," IWAIT 2005, pp.157-162, Jan. 2005
  6. K. Guttag et al. "a single-Chip Multiprocessor For Multimedia: The MVP," IEEE Computer Graphics and Applications, Nov, 1992. pp 53-64
  7. Elgamel, M.A.; Shams, A.M.; Bayoumi, M.A.; "A comparative analysis for low power motion estimation VLSI architectures," 2000 IEEE Workshop on SiPS, 2000 Page(s): 149-158
  8. Bo-Sung Kim; Jun-Dong Cho, "VLSI architecture for low power motion estimation using high data access reuse," ASICs, 1999.AP-ASIC '99. The First IEEE Asia Pacific Conference on 1999, Page(s): 162-165
  9. V.Do, and K. Yun, "A Low-Power Architecture for Full-Search block-matching Motion estimation," IEEE Transactions on Circuits and Systems for Video Technology, vol. 8, pp. 393-398, 1998 https://doi.org/10.1109/76.709406
  10. L. Sousa, and N. Roma, "Low-Power Array Architectures for motion estimation," Proceeding of the IEEE international Workshop on Multimedia Signal Processing, Copenhagen, MMSP'99, pp. 679-684, Copenhagen, Denmark, September 1999. Co-Chaired by Ed Deprettere and Bastiaan Kleijm
  11. Z. He, and M. Liou, "Reduing hardware Complexity of Motion estimation Algorithms Using Truncated Pixels," IEEE International Symposium on Circuits and Systems 1997, ISCAS'97, pp. 2809-2817, Hong Kong, June 1997