# Impact of Fin Aspect Ratio on Short-Channel Control and Drivability of Multiple-Gate SOI MOSFET's

Yasuhisa Omura, Hideki Konishi, and Kazuhisa Yoshimoto

Abstract—This paper puts forward an advanced consideration on the design of scaled multiple-gate FET (MuGFET); the aspect ratio  $(R_{h/w})$  of the fin height (h) to fin width (w) of MuGFET is considered with the aid of 3-D device simulations. Since any change in the aspect ratio must consider the trade-off between drivability and short-channel effects, it is shown that optimization of the aspect ratio is essential in designing MuGFET's. It is clearly seen that the triple-gate (TG) FET is superior to the conventional FinFET from the viewpoints of drivability and short-channel effects as was to be expected. It can be concluded that the guideline of w < L/3, where L is the channel length, is essential to suppress the short-channel effects of TG-FET.

Index Terms—Aspect ratio, FinFET, triple-gate FET, short- channel effects, drivability, subthreshold swing, DIBL, 3-D device simulations

#### I. Introduction

As MOSFET's continue to be aggressively scaled to suppress short-channel effects (SCE's) and advance device performance, the physical limit of conventional scaling is becoming more obvious [1]. In order to overcome this difficulty, the performance of multiple-gate MOSFET's (MuGFET's) is being investigated; for example, FinFET like double-gate (DG) FET's and triple-gate (TG) FET's [2,3] have been extensively studied because it can be expected that mature devices will sufficiently suppress the SCE's and have high drivability [4]. How-

ever, these MuGFET devices cause new problems such as the corner effect [5] and switching performance is sensitive to geometrical parameters [6]; the driving current ( $I_{on}$ ) and SCE's are also significantly influenced by geometrical parameters. A couple of people considered the scaling scheme and impacts on device characteristics [7-9], where the natural length is derived theoretically assuming a very small drain bias except for [9]. Consequently, their results are not always so useful to quantitative consideration on suppression of short-channel effects because bias-dependent SCE's are not taken into account.

Y. Liu et al. discussed the impact of the cross-section (aspect ratio  $(R_{h/w})$  of the Si-fin height (h) to fin width (w)) of FinFET's on SCE's [4]. J.-W. Yang and J. G. Fossum compared the performances of double-gate like FinFET's and TG-FET's; they conclude that double-gate like FinFET's are superior to TG-FET's from the viewpoint of area penalty. They described a design guideline for double-gate like FinFET's [10], but not for TG-FET's. However, it is not clear from the viewpoints of various applications and fabrication technology whether FinFET's are actually superior to TG-FET's because the former has many disadvantages with regard to drivability and SCE's as discussed later.

In this paper, we put forward, with the aid of 3-D device simulations, an advanced consideration of FinFET and TG-FET designs; we examine SCE's and the enhancement of  $I_{on}$  of FinFET's and TG-FET's against the conventional DG-FET's over a wide range of aspect ratios  $(R_{h/w} = h/w)$ . Engineering the aspect ratio and the trade-off of drivability and SCE suppression are also discussed.

#### II. DEVICE STRUCTURES AND SIMULATION MODEL

We used Synopsys-DESSIS for realizing the 3-D device

Manuscript received Nov. 25, 2008; revised Dec. 5, 2008. ORDIST, Graduate School of Sci. & Eng, Kansai University 3-3-35, Yamate-cho, Suita, Osaka, 564-8684 Japan E-mail: omuray@ipcku.kansai-u.ac.jp

simulations [11]; various device characteristics (drive current  $(I_{on})$ , subthreshold swing (SS), and buried-insulatorinduced barrier lowering (BIIBL) [12] were evaluated as functions of  $R_{h/w}$ . The device structures assumed in these meters are shown in Table 1; here we assume that 5 nm < h < 40 nm and 5 nm < w < 40 nm. These values are extracted from recent published data [3,4] by taking into account plausible process technology; in addition, a low fin manifests the corner effect [5], resulting in enhanced drivability [13]. Fig. 1(a) shows a bird's-eye view of the devices; Fig. 1(b) and Fig. 1(c) show half cross-sectional views of the devices; Figs. 1(b) and 1(c) show half crosssectional views of the FinFET and TG-FET, respectively. We simulated only one half of each device to reduce the simulation time; d. c. analysis of half of device gives a correct result because the total gate capacitance is simulations are illustrated in Fig. 1, and device para-




Fig. 1. Schematics of 3-D FET simulated.

- (a) Bird's-eye-view of 3-D FET
- (b) A half cross-sectional view of FinFET structure
- (c) A half cross-sectional view of TG-FET structure

Table 1. Device parameters assumed.


Parameters	Values [unit]
Channel length, L	20, 30, 100 [nm]
Top gate oxide thickness, $t_{tox}$	2, 40 [nm]
Side gate oxide thickness, $t_{sox}$	2 [nm]
Buried oxide thickness, $t_{BOX}$	100 [nm]
Si-fin width, w	5 - 40 [nm]
Si-fin height, h	5 - 40 [nm]
Si-fin doping conc., $N_a$ (p-type)	$1 \times 10^{17} - 1 \times 10^{15} [\text{cm}^{-3}]$
Source/drain doping conc., $N_d$ (n-type)	$1 \times 10^{20} [\text{cm}^{-3}]$

meters are shown in Table I; here we assume that 5 nm < h < 40 nm and 5 nm < w < 40 nm. These values are extracted from recent published data [3, 4] by taking into account plausible process technology; in addition, a low fin manifests the corner effect [5], resulting in enhanced drivability [13]. Fig. 1(a) shows a bird's-eye view of the devices; Fig. 1(b) and Fig. 1(c) show half cross-sectional views of the devices; Figs. 1(b) and 1(c) show half crosssectional views of the FinFET and TG-FET, respectively. We simulated only one half of each device to reduce the simulation time; d. c. analysis of half of device gives a correct result because the total gate capacitance is correctly taken into account on the basis of Gauss law assuming its symmetry, although coupling effect of gate capacitance is not straightforwardly calculated in a. c. analyses of half of device. The top gate oxide thicknesses for the FinFET and TG-FET are 40 nm and 2.0 nm, respectively. The gate length  $(L_g)$  is taken as the sum of channel length (L) and twice the 10-nm-long gate-overlap extension region. The silicon body is p-type. Source and drain contacts are put on the top surface of the fin; i.e., the device has no contact on the side surfaces of the fin. Bottom of source and drain diffusions touches the buried oxide layer. Lengths of electrode contact on the S/D diffusion region are 30 nm. This configuration gives the most realistic device structure considering fabrication concerns [14] because we think that the multiple-fin structure is promising for future LSI's, and that this configuration suits to multiple-fin devices [15]. The simulations assume the hydrodynamic transport model because of the very short channel. Since the mobility model significantly influences I-V characteristics, we chose the Masetti Model [16], Lombardi Model [17] and Hydrodynamic Canali Model [18] in the simulations [19]. Note that the quantumeffect models aren't included because the Si-fin is wider than 5 nm; distinct quantum effects were ignored because they only slightly influence device characteristics [20,21].

### III. RESULTS AND DISCUSSIONS

# 1. Influence of Aspect Ratio $(R_{h/w})$ on Short-Channel Effects

We pay attention to the short-channel effects of FinFET and TG-FET because the 3-D potential profile is sensitive to the geometrical parameters of the device [22]. Since buried-insulator-induced barrier lowering (*BIIBL*)



**Fig. 2.** Aspect ratio dependence of *BIIBL* and subthreshold swing degradation for 30-nm-channel device. *BIIBL* is defined as  $|\Delta V_{th}/\Delta V_d|$  ( =  $|V_{th}(V_d = 1) - V_{th}(V_d = 0.1)|/0.9$ ).  $\Delta SS$  is defined as SS(L = 30 [nm]) - SS(L = 100 [nm]) at Vd= 1 V. It is assumed that  $N_a = 1 \times 10^{17} \text{ cm}^{-3}$ , the fixed-h value is 20 nm and the fixed-w value is 20 nm.

plays a significant role in short-channel devices [23,21], we examined the threshold voltage  $(V_{th})$  from the viewpoint of the influence of drain potential, and the subthreshold swing (SS) from the viewpoint of geometrical factors.

At first, we discuss the influence of the drain potential on  $V_{th}$ . We extract a guideline that suppresses the short-channel effects of threshold voltage  $(V_{th})$  from curves shown in Fig. 2. In Fig. 2,  $R_{h/w}$  dependence of BIIBL (degradation of  $V_{th}$ ) is shown for the case of fixed-h value (20 nm) or fixed-w value (20 nm), where the BIIBL is defined as  $|\Delta V_{th}/\Delta V_{ch}| = |V_{th}(V_{ch} = 1.0 \ V_{ch})| - V_{th}(V_{ch} = 0.1 \ V_{ch})| / (0.9)$  [24]; we used the above definition of BIIBL because the buried-oxide layer is much thicker than the gate oxide layer and BIIBL dominates the short-channel effects. It should be noted that the short-channel effects


are significantly enhanced as w increases when h is fixed, while a wide variation of h yields little influence on the BIIBL value when w is fixed. Generally speaking, a large w is undesirable in fin-type devices because the BIIBL is enhanced [4]. The FinFET shows a stronger BIIBL effect than the TG-FET, which indicates that the TG-FET is more suitable in suppressing BIIBL as expected. This feature stems from the successful body potential control imposed by the top-gate-induced electric field in the TG-FET. Therefore, we should design TG-FET's to have a large  $R_{h/w}$  value when we narrow the fin to suppress BIIBL effects. However, narrowing w for fixed-h has less impact on the BIIBL difference between the TG-FET and the FinFET; this occurs when  $R_{h/w}=2$  (h=20 nm and w=10 nm). Here we must consider the technical reality of a "10-nm-wide fin." Such a fin demands great advances in lithography. At present, however, we must select a smaller  $R_{h/w}$  value, so we can expect that the TG-FET still has some advantage over the FinFET.

Next, we move on to the influence of geometrical parameters on SS. In Fig. 2,  $R_{h/w}$  dependence of  $\Delta SS$  (degradation of SS) is shown at two different conditions, where  $\Delta SS$  is defined as  $SS_{(L=30~nm)} - SS_{(L=100~nm)}$  at  $V_d=1$  V.  $\Delta SS$  is insensitive to  $R_{h/w}$  for the fixed-w condition, while it rapidly falls as  $R_{h/w}$  increases for the fixed-h condition. Accordingly, we can readily see that the  $\Delta SS$  behavior is quite similar to the BIIBL behavior shown in Fig. 2; we can see that the fundamental mechanism is the same. By tuning  $R_{h/w}$  for the fixed-h value, we can realize a very small BIIBL value of 0.1 V/V and a very small  $\Delta SS$  value of 10 mV/dec if we can ignore concerns about technical reality.


For present TG-FET's and FinFET's,  $R_{h/w}$ =2 is the best solution; this satisfies the condition of w < L/3. T. Skotnicki et al. have already shown the guideline of w < L/3 for planar devices [1], not for MuGFET devices. To examine the validity of this tentative guideline, we simulated  $I_{on}$  and SS for the fixed-w value of 10 nm as a function of  $R_{h/w}$ . Simulation results for 30-nm-channel devices are also shown in Fig. 3. These results are useful since they show that SS is smaller than 80 mV/dec, and that large  $I_{on}$  and small SS have a trade-off relation regardless of device structure [15]. The present guideline of w < L/3 is very practical in terms of suppressing the standby-power consumption. A couple of the remaining issues faced by the present guideline are considered later.

## 2. Influence of Aspect Ratio $(R_{h/w})$ on Drivability

Fig. 4 shows  $I_{on}$  dependence on aspect ratio  $(R_{h/w})$  for the 30-nm-channel FinFET and TG-FET; one group of curves is calculated for fixed-h value of 20 nm and the other group for fixed-w value of 20 nm, where the threshold voltage  $(V_{th})$  is fixed at 0.25 V by changing the work function of the gate electrode.  $I_{on}$  is defined as drain current  $(I_d)$  at  $V_g = V_d = 1.0$  V. In the case of fixed-



**Fig. 3.** Aspect ratio dependencies of various characteristics. In the plots of aspect ratio dependencies of drive current and subthreshold swing of 30-nm-channel device, it is assumed that w = 10 nm,  $V_d = 1 \text{ V}$ , and  $N_a = 1 \times 10^{17} \text{ cm}^{-3}$ . Dashed line and solid line denote the simulation result for FinFET and TG-FET, respectively.



**Fig. 4.** Aspect ratio dependence of drive current at  $V_d = 1$  [V] for 30-nm-channel device;  $N_a = 1 \times 10^{17}$  cm<sup>-3</sup>. Solid line and dashed line denote the result for TG-FET and FinFET, respect-tively. Cross symbols and circle symbols denote the result for the fixed-w of 20 nm and the fixed-h of 20 nm, respectively.

w value,  $I_{on}$  monotonously increases as  $R_{h/w}$  increases (h increases) independent of device structure; this is because the increase in h (fin height) yields, straight forwardly, an increase in channel width for both devices. However, we can see that the  $I_{on}$  of the TG-FET is higher than that of the FinFET independent of  $R_{h/w}$  value; this means that the conductive channel below the top gate contributes to  $I_{on}$ . In contrast,  $I_{on}$  increases as  $R_{h/w}$  falls (increase in w) in the case of fixed-h value of 20 nm for the TG-FET, while  $I_{on}$  decreases as  $R_{h/w}$  falls (increase in w) in the case of fixed-h value of 20 nm for the FinFET. For the TG-FET, the increase in  $I_{on}$  can be readily understood because the conductive channel created below the top gate is widened as w increases. We can see briefly that the behavior of carrier density per unit length  $(N_{tot})$ under the gate of TG-FET is basically similar to the behavior of  $I_{on}$  as shown in Fig. 5. For the FinFET, however, the decrease in Ion primarily stems from shortchannel effects as Fig. 2 suggests, although the threshold voltage increase also contributes to the decrease in  $I_{on}$ because of less potential coupling of side gate electrode.




Fig. 5. Aspect ratio dependence of inversion carrier density per length along drain-to-source at  $V_d = 1[V]$  for 30-nm-channel device.  $N_{tot}$  is defined as the integration of inversion carrier density (n(y,z)) over the cross-section of fin near the source junction.

## 3. Impact of Series Resistance on Drivability

Influence of the contact resistance ( $R_{con}$ ) and S/D diffusion resistance ( $R_{S/D}$ ) on  $I_d$  must be discussed. In addition, silicidation of S/D diffusion must be considered in the future because we must determine the device parameters of TG-FET carefully as described in previous sections.

Reduction of net drain-to-source bias drops due to the S/D diffusion resistance suppresses the *DIIBL* effect stemming from the drain-to-source field through the buried oxide layer. The short-channel effects are also supperssed due to the high S/D resistance since this resistance yields an effective (and negative) substrate bias [15].

Since the gate-overlap region has to be formed along the gate-electrode edge, the diffusion layout plays an important role in multi-fin TG-FET because the multi-fin TG-FET cannot have wrapping metal contact in many cases.


We discus the influence of  $R_{S/D}$  and  $R_{con}$  on drivability. In the present simulation,  $R_{S/D}$  is ranging from 2500  $\Omega$ (for h=w=5 nm) to 350  $\Omega$  (for h=w=40 nm), while the channel resistance is around 600  $\Omega$ . On the other hand, contact resistivity usually ranges from 10<sup>-7</sup> to 10<sup>-9</sup> Ω-cm<sup>2</sup> [14]. Here, we assumed the contact resistivity of  $10^{-8} \Omega$ cm<sup>2</sup>; the local contact resistance was automatically inserted between metal and diffusion in the simulation.  $R_{con}$ that was extracted from simulation results was taken to range from 280 to 1800  $\Omega$  for the devices. We can no longer neglect the influence of  $R_{S/D}$  and  $R_{con}$  on  $I_{on}$  in scaled-down devices [26]. However, in the present simulation, the  $I_{on}$  value in the saturation condition is reduced by about 30% when finite  $R_{S/D}$  and  $R_{con}$  are assumed. Therefore, meaning of simulated  $I_{on}$  values shown in Figs. 3, 4, 5(b), and 8 would be somewhat poor for a small w value. In addition, reduction of  $I_{on}$  means that  $V_D/3$  is applied to the total parasitic resistance, and that  $V_D/6$  works as an effective substrate bias. When the buried oxide layer is as thin as 100 nm, this effective substrate bias rises the threshold voltage of the device and suppresses SCE's effectively. In this case, the deterioration of subthreshold swing (SS) is suppressed and the design guideline of w <L/3 might not be so stringent (see Fig. 9).

We address the silicidation of S/D diffusion briefly. As clearly demonstrated in [14], silicidation process of S/D diffusion requires a wide fin because the full silicidation of fin does not result in the lowest parasitic resistance [25,26]. When we assume the multi-fin TG-FET, we think that a buried silicide layer will be the best solution from the viewpoint of lower contact resistance on the basis of consideration appearing in [25,26].

## 4. Advantage of TG-FET

Before discussing the advantages of the TG-FET, we

show additional simulation results of *BIIBL*,  $\Delta SS$ ,  $I_{on}$  and SS as functions of body doping concentration ( $N_a$ ) in Fig. 6; Fig. 6(a) shows the *BIIBL* and  $\Delta SS$  dependencies on  $N_a$ , while Fig. 6(b) shows  $I_{on}$  and SS dependencies on  $N_a$ . Here, we assume that L=30 nm to examine the guideline of w=L/3; the device is fully depleted in the present  $N_a$  range. In Fig. 6(a), it is seen that short-channel effects represented by BIIBL and  $\Delta SS$  are almost independent of  $N_a$  from  $10^{15}$  cm<sup>-3</sup> to  $10^{17}$  cm<sup>-3</sup>. It is clearly demonstrated that BIIBL and  $\Delta SS$  are primarily ruled by  $R_{h/w}$ . It can be appreciated that the assumed guideline of w < L/3 is appropriate in suppressing short-channel effects. In Fig. 6(b), it is seen that SS is almost independent of  $N_a$ , while  $I_{on}$  is reduced with the increase in  $N_a$ . However, the reduction






Fig. 6. Device performance dependence on SOI doping concentration for L=30 nm and h=20 nm.

- (a) BIIBL and  $\Delta SS$  dependencies on  $N_a$
- (b)  $I_{on}$  and SS dependencies on  $N_a$

in  $I_{on}$  is primarily responsible for the mobility reduction in the high doping range, not for others. It is also clearly demonstrated that  $I_{on}$  and SS are primarily ruled by  $R_{h/w}$ . It can also be appreciated that the assumed guideline of w < L/3 is basically appropriate in suppressing short-channel effects.

In order to examine more carefully the advantages of TG-FET, we consider the TG-FET enhancement of  $I_{on}$ compared to that of the planar double-gate (p-DG) SOI MOSFET for various  $R_{h/w}$  values; simulated enhancement rate of  $I_{on}$  is shown as a function of  $R_{h/w}$  in Fig. 7 for the fixed-h value of 20 nm and the fixed-w value of 20 nm, where the device parameters of TG-FET are identical to those of p-DG SOI MOSFET except for the top gate oxide thickness  $(t_{tox})$ . The enhancement rate is defined by  $(I_{on(TG)}-I_{on(p-DG)})/I_{on(p-DG)}$ , where  $I_{on(p-DG)}$  is extracted from 2-D simulations of the p-DG SOI MOSFET. The enhancement rate increases as  $R_{h/w}$  decreases, although the enhancement rate is larger with fixed-h value than that with fixed-w value for all  $R_{h/w}$  values. These behaviors are attributed primarily to the short-channel effects, and secondarily to the contribution of the effective topgate width. The first mechanism is significant in the case of fixed-h value. The smaller the value of  $R_{h/w}$  is, the more significant the influence of the short-channel effects becomes; namely, a TG-FET with large w value suffers from the BIIBL effect stemming from a weak carrierconfinement field near the buried-oxide layer as was discussed previously. The second mechanism is dominant at large  $R_{h/w}$  for fixed-h value because the side-gate electrode can control almost entirely the body potential. In other words, the 3-D advantage of the TG-FET, i. e. utilizing the increase in gate width, is mostly lost, while the corner effect still remains and contributes to the enhancement of  $I_{on}$  as discussed in [13], where we already demonstrated that the corner effect yields a drivability enhancement of FinFET. However, it should be also mentioned that the drivability enhancement of FinFET results in the performance trade-off due to SCE's; the trade-off is more crucial than TG-FET because of thick top gate oxide layer of FinFET.


As mentioned above, the enhancement rate for fixed-h is larger than that for fixed-w. Under the present condition of fixed-w, the w value does not satisfy the condition of w<L/3; the carrier density ( $N_{tot}$ ) in the fin is lower than that in the present condition of fixed-h because of short channel effects and the enhancement rate

is smaller than is true for fixed-h (not shown here). As a result, it can be concluded that a narrow and high fin is recommended for realizing high performance TG-FET's because the short-channel effects are sufficiently suppressed, although a large enhancement in  $I_d$  cannot be expected because the contribution provided by corner effect becomes relatively minor [13].


### 5. On Design Guideline of TG-FET's and FinFET's

The short-channel effect is still one of the more serious problems in short-channel MuGFET's. It can be concluded that  $R_{h/w}$  should be large (i.e., w should be small) when h value is fixed so as to achieve the condition of w < L/3. It should be noted that the apparent enhancement of  $I_{on}$  appearing in Fig. 7 for  $R_{h/w} < 1$  is primarily attributed to short-channel effects; the meaningful enhancement rate of  $I_{on}$  that we can expect from TG-FET's is at most 20%. In addition, short-channel effects don't seem to be sensitive to  $R_{h/w}$  (or h value) for fixed w in Figs. 2 and 3. However, it should be noted that the condition of w < L/3 is not satisfied in the range of  $R_{h/w}$  examined here. This means that when designing 30-nm-channel FinFET's or TG-FET's with suppressed short-channel effects for a certain fixed-w value, we must reduce the fin width w to 10 nm, although the parasitic resistance must be reduced.

We also investigated the design feasibility of the 20nm-channel TG-FET. Figures 8 and 9 show fin width (w) dependence of  $I_{on}$  and SS with the parameter of fin height (h), respectively. The dashed line in both figures indicates the condition of w = L/3. It is clearly seen from Fig. 8 that  $I_{on}$  rapidly increases as h increases, independent of w. This can be understood as an increase in channel width that was mentioned previously; here, it is useful to state that  $I_{on}$ is not simply proportional to h because the corner effect plays an important role [13]. On the other hand, we cannot expect a significant enhancement of  $I_{on}$  when wincreases; we can see that the increase in w yields a slight increase in  $I_{on}$  in low fin devices because of the increase in effective channel width, and that the increase in w yields a decrease in  $I_{on}$  because of the short-channel effects. In Fig. 9, the shaded region indicates that SS values are under 80mV/dec.; that is, the region suggests that the standby leakage current would be sufficiently suppressed. When w = L/3, SS of 20-nm-channel devices is about 80 mV/dec. independent of h. This means that the present guideline can also be applied to the design of sub-20-nm-channel




**Fig. 7.** Aspect ratio dependence of the enhancement rate of  $I_{on}$  of TG-FET compared to that of 2-D planar DG SOI MOSFET. It is assumed that the devices have 30-nm channels with  $N_a$ =  $1 \times 10^{17}$  cm<sup>-3</sup>, and that  $I_{on}$  is calculated at  $V_g = V_d = 1$  [V]. Dashed line and solid line denote the results for the fixed-w of 20 nm and the fixed-h of 20 nm, respectively.



**Fig. 8.** Fin width dependence of drive current at  $V_g = V_d = 1$  [V] for 20-nm-channel TG-FET with parameter of fin height;  $N_a = 1 \times 10^{17}$  cm<sup>-3</sup>. Symbols of open diamond, open circle and open triangle are the results for h = 10, 20, and 40 [nm], respectively. The dotted line indicates the condition of w = L/3.

devices in a similar manner. It is worthwhile nothing that SS remains small independent of h when w < L/3 is satisfied. Desired value of  $I_{on}$  should be set by changing h value. Here, as suggested in the previous section, we must take account of impact of the parasitic resistance on suppression of SCE's. When this effect is taken into account, it is suggested that the present guideline of w < L/3 is



**Fig. 9.** Fin width dependence of subthreshold swing at  $V_d = 1$  [V] for 20-nm-channel TG-FET as a parameter of fin height;  $N_a = 1 \times 10^{17}$  cm<sup>-3</sup>. Symbols of open square, open circle and open triangle are the results for h = 10, 20, and 40 [nm], respectively. The dotted line indicates the condition of w = L/3. The shaded region satisfies the condition of SS < 80 mV/dec.

sufficiently robust in determining the device parameters.

## IV. CONCLUSIONS

In this paper, we studied, with the aid of 3-D device simulations, how the geometric condition of the fin body influenced the drivability and short-channel effects of MuGFET's. We successfully extracted a key design guideline for MuGFET's.

In order to realize MuGFET's with high drivability, we must use a TG-FET having a large  $R_{h/w}$  and a small w because this combination also well suppresses the short-channel effects. This primary guideline is correct if the condition of w < L/3 is satisfied. When we need a high  $I_{on}$  with sufficient suppression of SCE's, a narrow, high-fin device should be used, which means that the proposed guideline is automatically satisfied. In addition, it has been demonstrated that the proposed guideline is valid over a wide range of  $R_{h/w}$ .

#### REFERENCES

[1] T. Skotnicki, A. Hutchby, T.-J. King, H.-S. Philip Wong, and F. Boeuf, "The End of CMOS Scaling," *IEEE Circuits & Devices Magazine*, Vol. 21, p.16-

- 26, Jan./Feb., 2005.
- [2] D. Hisamoto, W. Lee, J. Kedzierski, E. Anderson, H. Takeuchi, K. Asano, T. King, J. Bokor, and C. Hu, "A Folded-Channel MOSFET for Deep-Sub-tenth Micron Era," in *IEEE IEDM Tech. Dig.*,(San Francisco) p. 1032-1034, 1998.
- [3] B. Doyle, B. Boyanov, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kavaieros, T. Linton, R. Rios, and R. Chau, "Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout", in *Int. Symp. VLS. Tech. Dig.*(Kyoto) p. 133-134, 2003.
- [4] Y. Liu, K. Ishii, M. Masahara, T. Tsutsumi, H. Takashima, and E. Suzuki, "An Experimental Study of the Cross-Sectional Channel Shape Dependence of Short-Channel Effects in Fin-Type Double-Gate MOSFETs," Ext. Abstr., 2003 Int. Conf. Solid State Devices and Mat. (Tokyo) pp.284-285, 2003.
- [5] J. G. Fossum, J. Yang, and V. Trivedi, "Suppression of Corner Effects in Triple-Gate MOSFETs" *IEEE Electron Dev. Lett.*, Vol. 24, p. 745-747, 2003.
- [6] J. G. Fossum, L. Wang, J. Yang, S. Kim, and V. Trivedi, "Pragmatic Design of Nanoscale Multi-Gate CMOS", in *IEEE IEDM Tech. Dig.* (San Francisco) pp. 613-616, 2004.
- [7] K. Suzuki, T. Tanaka, Y. Tosaka, H. Horie, and Y. Arimoto, "Scaling Theory for Double-Gate SOI MOSFET's," *IEEE Trans. Electron Devices*, Vol. 40, pp. 2326-2329, 1993.
- [8] Y. Tosaka, K. Suzuki, and T. Sugii, "Scaling-Parameter-Dependent Model for Subthreshold Swing S in Double-Gate SOI MOSFET's," *IEEE Electron Device Lett.*, Vol. 15, pp. 466-468, 1994.
- [9] D. J. Frank, Y. Taur, and Hon-Sum P. Wong, "Generalized Scale Length for Two-Dimensional Effects in MOSFET's," *IEEE Electron Devices Lett.*, Vol. 19, pp. 385-387, 1998.
- [10] J.-W. Yang, and J. G. Fossum, "On the Feasibility of nanoscale Triple-Gate CMOS Transistors," *IEEE Trans. Electron Devices*, Vol. 52, pp. 1159-1164, 2005.
- [11] TCAD *DESSIS/GENESISe*, ver. 8.0 Operations Man. (Synopsis Corp.).
- [12] Y. Omura, H. Konishi, and S. Sato, "Quantum-Mechanical Suppression and Enhancement of Short-Channel Effects in Ultra-Thin SOI MOSFET's," *IEEE Trans. Electron Devices.*, Vol. 53, pp. 677-684, 2006.
- [13] T. Sanda, H. Konishi, and Y. Omura, "Empirical Model of Effective Channel Width Including Three-Dimen-

- sional Effects of SOI FinFET," Abstract og 2006 Int. Meeting for Future of Electron Devices, Kansai (IMFEDK) (April, Kyoto) pp. 57-58.
- [14] A. Dixt, K. G. Anil, N. Collaert, R. Rooyackers, F. Leys, I. Ferain, A. DeKeersgieter, T. Y. Hoffman, R. Loo, M. Goodwin, P. Zimmerman, M. Caymax, K. De Meyer, M. Jurczak, and S. Biesemans, "Parasitic Source/Drain Resistance Reduction in N-channel SOI MuGFETs with 15 nm Wide Fin," *Proc. 2005 IEEE Int. SOI Conf.* (Hawaii, 2005) pp. 226-228.
- [15] H. Konishi, and Y. Omura, "Robust Engineering of S/D Diffusion Doping and Metal Contact Layouts for Multi-Fin Triple-Gate FETs," *IEEE Electron Devices Lett.*, vol. 27, pp. 472-475, 2006.
- [16] G. Masetti, M. Severi, and S. Solmi, "Modeling of carrier mobility against carrier concentration in arsenic-, phosphorus-, and boron-doped silicon," *IEEE Trans. Electron Devices*, vol. ED-30, pp. 764-769, 1983.
- [17] C. Lombardi, S. Manzini, A. Saporito, and M. Vanzi, "A physically based mobility model for numerical simulation of nonplanar devices," *IEEE Trans. Com*puter-Aided Design, vol. 7, pp. 1164-1171, Nov. 1988.
- [18] C. Canali, G. Majini, R. Minder, and G. Ottaviani, "Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature," *IEEE Trans. Electron Devices*, Vol. ED-22, pp. 1045-1047, 1975.
- [19] H. Nakajima, S. Yanagi, K. Komiya, and Y. Omura, "Off-leakage and drive current characteristics of sub-100-nm SOI MOSFETs and impact of quantum tunnel current," *IEEE Trans. Electron Devices*, Vol. 49, pp. 1775-1782, 2002.
- [20] Y. Omura, T. Ishiyama, M. Shoji, and K. Izumi, "Quantum Mechanical Transport Characteristics in Ultimately Miniaturized MOSFETs/SIMOX," in Proc. Int. Symp. Silicon-on-Insulator Tech. Dev. (ECS, Massachusetts) PV-96-3, p. 199-211, 1996.
- [21] Y. Omura, H. Konishi, and S. Sato, "Quantum-Mechanical Suppression and Enhancement of Short-Channel Effects in Ultra-Thin SOI MOSFET's," *IEEE Trans. Electron Devices.*, Vol. 53, pp. 677-684, 2006.
- [22] K. Endo, M. Masahara, Y. Liu, T. Matsukawa, K. Ishii, E. Sugimata, H. Takashima, H. Yamauchi, and E. Suzuki, "Investigation of N-Channel Triple-Gate MOSFETs on (100) SOI Substrate," Ext. Abstr., 2005 Int. Conf. Solid State Devices and Mat. (Kobe) pp. 276-277, 2005.

- [23] M. Masahara, K. Endo, Y.-X. Liu, T. Matsukawa, S. Ouchi, K. Ishii, H. Takashima, E. Sugimata, and E. Suzuki, "Investigation of Accumulation-mode Vertical Double-gate MOSFET," Ext. Abstr., 2005 Int. Conf. Solid State Devices and Mat. (Kobe) pp. 586-587, 2005.
- [24] Samudra, and Rajendran, "Scaling Parameter Dependent Drain Induced Barrier Lowering Effect in Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistor", *Jpn. J. Appl. Phys.*, vol. 38, p. 349-352, 1999.
- [25] L. T. Su, M. J. Sherony, H. Hu, J. E. Chung, and D. A. Antoniadis, "Optimization of Series Resistance in Sub-0.2 mm SOI MOSFETs," *Tech. Dig., 1993 IEEE Int. Electron Devices Meet.* (Washington, D. C., Dec. 1993) p. 723-726.
- [26] K. Yoshimoto, Y. Omura, and H. Wakabayashi, "Impact of Metal Silicide Layout Covering Source/ Drain Diffusions on Parasitic Resistance of Triple-Gate SOI MOSFET," ECS Trans. Vol. 6, No. 4, Silicon-on-Insulator Technol. and Dev. 13, pp. 27-32, 2007.



Yasuhisa Omura received the M. S. degree in applied science in 1975 and the Ph. D. degree in electronics in 1984, both from Kyushu University, Japan. He joined the Musashino Electrical Communications Laboratories, NTT, Tokyo, Japan in 1975. He worked

on short-channel CMOS/SIMOX design, LSI processing, and SOI device modeling. In NTT, he contributed to trial demonstrations of CMOS/SIMOX SRAM on the device design and fabrication processing. He moved his position from NTT Atsugi R&D Center to Kansai University, Osaka Prefecture, as a professor after April in 1997, and he is presently working on device physics of ultimately miniaturized MOSFET/SOI, modeling for MOS device design, fluctuation physics and development of silicon photonic devices. He has published 110 regular papers and 110 conference proceedings. He is one of coauthors having published "Device and Circuit Cryogenic Operation for Low Temperature Electronics." (Kluwer Academic Publishers, 2001) and "Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications" (Springer, 2006).

He has invented various SOI devices – for example - the lateral unidirectional bipolar-type insulated-gate transistor (Lubistor), the high-gain cross-current tetrode (HXT) MOS device, and tunneling-barrier junction (TBJ) SOI MOSFET using SIMOX technology. He has patents for Lubistor in Japan, U.S.A., Canada, United Kingdom, France, Germany, Netherlands, Italy, and Korea. He has 30 patents in Japan and several patents in U. S. A. for SIMOX device technology. He was honored with the Annual Young Researcher Award in 1981 from IEICE, Japan. He has worked on ultra-thin MOSFET/SIMOX device technology over 20 years. Last decade, he demonstrated 0.1-µm-gate CMOS/SIMOX devices with a long lifetime in 1991 IEEE IEDM and 1992 Int. Conf. on Solid State Devices and Materials (SSDM). He also demonstrated mesoscopic transport characteristics of 50-nm-channel SOI MOSFETs with 2- or 6-nm-thick silicon film in order to indicate perspectives of future SOI devices in 1997.

He served the Technical Committee of IEEE Int. SOI Conf. from 1997 to 1998, and now serves the Program Committee of Int. Symp. on VLSI Technology from 1997 to 2006. In addition, he serves the Program Committee of Int. Workshop on Low-Temperature Electronics (in Europe) from 1998 to now. From 2007, he shares the Vice Chairperson of IEEE EDS Kansai Chapter and the Chairperson from 2009.

Dr. Omura is a regular member of the Japan Society of Applied Physics (JSAP), the Physical Society of Japan, the Electrochemical Society, a senior member of the Institute of Electrical and Electronics Engineers (IEEE) and a regular member of the Institute of Electronics, Information and Communication Engineers (IEICE)



Hideki Konishi was born in 1981 in Osaka Pref., Japan, and received the B. S. and M. S. degrees in Electronics from Kansai University in 2004 and 2006, respectively. He is presently with Sony LSI Design Technology Corp., Japan.



**Kazuhisa Yoshimoto** was born in 1981 in Osaka Pref., Japan, and received the B. S. and M. S. degrees in Electronics from Kansai University in 2005 and 2007, respectively. He is presently with Sharp Corp., Japan.