The Transactions of The Korean Institute of Electrical Engineers (전기학회논문지)

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지

Design of a Frequency Synthesizer for UHF RFID Reader Application

UHF 대역 RFID 리더 응용을 위한 주파수합성기 설계

  • Published : 2008.05.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper a Fractional-N frequency synthesizer is designed for UHF RFID readers. It satisfies the ISO/IEC frequency band($860{\sim}960MHz$) and is also applicable to mobile RFID readers. A VCO is designed to operate at 1.8GHz band such that the LO pulling effect is minimized. The 900MHz differential I/Q LO signals are obtained by dividing the differential signal from an integrated 1.8GHz VCO. It is designed using a $0.18{\mu}m$ RF CMOS process. The measured results show that the designed circuit has a phase noise of -103dBc/Hz at 100KHz offset and consumes 9mA from a 1.8V supply. The channel switching time of $10{\mu}s$ over 5MHz transition have been achieved, and the chip size including PADs is $1.8{\times}0.99mm^2$.

Keywords

References

  1. B. Razavi, "A study of Phase Noise in CMOS Oscillator", IEEE J. Solid-state circuit, vol. 31, pp. 331-343, Mar. 1996 https://doi.org/10.1109/4.494195
  2. Khannur P. B., Xuesong Chen, Dan Lei Yan, Dan Shen, Bin Zhao, Kumarasamy Raja, M., Ye Wu, Ajjikuttira A.B., Wooi Gan Yeoh, Singh R., "An 860 to 960MHz RFID Reader IC in CMOS," Radio Frequency Integrated Circuits (RFIC) Symposium, pp. 269-272, June 2007
  3. Sang-Yoon Jeon, Hee-Mun Bang, Sung-Jae Jung, Dong-Hyun Lee, Heung-Bae Lee "Frequency Generation for Mobile RFID Reader", European Microwave Integrated Circuits Conference, pp. 324- 327, Sep. 2006
  4. Ickjin Kwon, Heemun Bang, Kyudon Choi, Sangyoon Jeon, Sungjae Jung, Donghyun Lee, Yunseong Eo, Heungbae Lee, Bongyoung Chung, "A Single-Chip CMOS Transceiver for UHF Mobile RFID Reader", IEEE. Solid-State Circuits, pp. 216-598, Feb. 2007
  5. K. H. Park, T. Y. Kang, Y. H. Choi, B. G. Choi, S. B. Hyun, S. S. Park, S. H. Cho, J. H. Ko, "900 MHz Passive RFID Reader Transceiver IC", Microwave Conference, pp. 1675-1678, Sep. 2006
  6. Moriaki Mizuno, "A 3mW 1.0-GHz silicon-ECL dual- modulus prescaler IC," IEEE J. solid-state circuit, vol. 27, pp.1794-1798, Dec. 1992 https://doi.org/10.1109/4.173107
  7. Seon-Ho Han, Yong-Sik Youn, Cheon-Soo Kim, Hy un- KuYu, Mun-Yang Park, "Prescaler using complementary clocking dynamic flip-flop", Electroics Letters, vol. 39, pp. 709-710, May. 2003 https://doi.org/10.1049/el:20030478
  8. Heydari P., Mohanavelu R., "Design of ultrahigh- speed low-voltage CMOS CML buffers and latches", Very Large Scale Integration (VLSI) Systems, Transactions on IEEE, vol. 12, pp. 1081-1093, 2004
  9. M. Sumathi, Y. C. Kartheek, "Performance and analysis of CML Logic gates and latches" Microwave and Wireless Components Letters, vol. 16, pp. 564-566, Oct. 2006 https://doi.org/10.1109/LMWC.2006.882382
  10. B. H. Park, "Design of fractional-N synthesizer with a 1-bit high-order interpolative Modulator for 3G mobile phone application," Journal of Semiconductor Technology and Science, vol. 2, pp. 41-48, 2002