DOI QR코드

DOI QR Code

A 5GHz-Band Low Noise Amplifier Using Depletion-type SOI MOSFET

공핍형 SOI MOSFET를 이용한 5GHz대역 저잡음증폭기

  • 김규철 (목포대학교 해양전자통신공학부)
  • Published : 2009.10.31

Abstract

A 5-GHz band Low Noise Amplifier(LNA) using SOI MOSFET is designed. To improve the noise performance, depletion-type SOI MOSFET is adopted, and it is designed by the two-stage topology consisting of common-source and common-gate stages for low-voltage operation. The fabricated LNA achieved an S11 of less than -10dB, voltage gain of 21dB with a power consumption of 8.3mW at 5.5GHz, and a noise figure of 1.7dB indicated that the depletion-type LNA improved the noise figure by 0.3dB compared with conventional type. These results show the feasibility of a CMOS LNA employing depletion-type SOI MOSFET for low-noise application.

SOI MOSFET를 이용하여 5GHz대역 저잡음 증폭기를 설계하였다. 잡음특성을 향상시키기 위해 공핍형 SOI-MOSFET를 사용하였고, 저전압에서 동작시키기 위해 소스접지와 게이트접지 증폭기를 연결한 2단형으로 설계 하였다. 제작된 LNA는 5.5GHz에서 이득이 21dB, S11이 -10dB이하, 소비전력 8.3mW의 결과를 얻었으며 잡음지수는 공핍형 저잡음 증폭기가 1.7dB로 일반형보다 0.3dB 개선된 결과를 얻을 수 있었다. 이 같은 결과로 공핍형 SOI MOSFET를 사용함으로써 보다 잡음특성이 우수한 CMOS LNA를 설계 할 수 있음을 확인하였다.

Keywords

References

  1. R. Ahola, A. Aktas, J. Wilson, K. R. Rao, F. Jonsson, I. yrylainen, A. Brolin, T. Hakala, A. Friman,T. Makiniemi, J. Hanze, M. Sanden, D. Wallner, Y. Guo, T. Lagerstam, L. Noguer,T. Knuuttila, P. Olofsson, and M. Ismail: "A single-chip CMOS transceiver for 802.11a/b/g wireless LANs," IEEE Journal of Solid-State Circuits, vol. 39, no. 12, pp. 2250 - 258 (Dec. 2004) https://doi.org/10.1109/JSSC.2004.836334
  2. M. Vgajin, A Yamagishi, J. Kodate, M. Harada, and T. Tsukahara: "A I-V CMOS SOl Bluetooth RF transceiver using LC-tuned and transistor-currentsource Folded Circuits," IEEE J. Solid-Sate Circuits, vol. 39, no. 4, pp. 569 - 76 (April 2004) https://doi.org/10.1109/JSSC.2004.824703
  3. B. Razavi: Design of Analog CMOS Integrated Circuits, McGraw-Hill, New York, 2001
  4. J. P. Colinge:"Performances of low-voltage, low-power SOl CMOS technology, " in Proc. MIEL '97,vol. 1, pp. 229 - 36 (1997)
  5. F. Ichikawa, Y. Nagatomo, Y. Katakura, M. Itoh, S. Itoh, H. Matsuhashi, T. Ichirnori, N.Hirashita, and S. Baba : "Fully depleted SOl process and technology for digital and RF applications,"Solid-State Electronics, vol. 48, pp. 999-1006, 2004 https://doi.org/10.1016/j.sse.2003.12.028
  6. G. Kim, Y. Shimizu, B. Murakami, M. Goto, K. Veda, T. Kihara, T. Matsuoka, and K. Taniguchi: "Small-Signal and Noise Model of FD-SOI MOS Devices for Low Noise Amplifier," Jpn, J. Appl, Phys, vol. 45, no. 9A, pp. 6872-6877, (Sep 2006) https://doi.org/10.1143/JJAP.45.6872
  7. T. Kihara, G. Kim, M. Goto, K. Nakamura, Y. Shimizu, T. Matsuoka, and K. Taniguchi.: "Analytical Expression Based Design of a LOw-Voltage FD-SOI CMOS loW-Noise Amplifier," IEICE Trans. Fundamentals of Electronics, Communications and Computer Sciences, vol. E90-A, no. 2, pp. 317-325, (Feb 2006)
  8. C. C. Enz and Y. Cheng: "MOS Transistor Modeling for RF IC,"IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 186-201, (Feb 2000) https://doi.org/10.1109/4.823444
  9. D. K. Shaeffer and T. H. Lee: "A 1.5V, 1.5-GHz CMOS Low Noise Amplifier," IEEE J. Solid-State Circuits, vol.32, no. 5, pp. 745-759, (May 1997) https://doi.org/10.1109/4.568846
  10. W. Guo and D. Huang: "Noise and linearity optimization methods for a 1.9-GHz low noise amplifier,"in Proc. Int. Conf. Microwave and Millimeter Wave Technology, pp. 923 - 27 (Aug. 2002)
  11. T. K. Nguyen, C. H. Kim, G. J. lhn, M. S. Yang, and S. G. Lee: "CMOS low-noise amplifier design optimization teclmique," IEEE Trans. Microwave Theory Tech., vol. 52, no. 5, pp. 1433 - 442 (May, 2004) https://doi.org/10.1109/TMTT.2004.827014
  12. C. L. Hsiao, R. M. Weng, K. Y. Lin,and H. C. Wei: "A sub IV 2.4GHz CMOS variable -gain low noise amplifier," IEICE Trans. Electron, vol. E87-C, no. 6, pp. 1003 - 004 (June 2004)