# VERIFICATION OF PLC PROGRAMS WRITTEN IN FBD WITH VIS

JUNBEOM YOO, SUNGDEOK CHA1\* and EUNKYOUNG JEE2

Konkuk University, Division of Computer Science and Engineering

1 Hwayang-dong, Gwangjin-gu, Seoul, 143-701, Republic of Korea

<sup>1</sup>Korea University, Department of Computer Science and Engineering

Anam-dong Seongbuk-Gu, Seoul, 136-701, Republic of Korea (Corresponding Author)

<sup>2</sup>KAIST, Department of Electrical Engineering and Computer Science

373-1 Guseong-dong, Yuseong-gu, Daejeon, 305-701, Republic of Korea

\*Corresponding author. E-mail: scha@korea.ac.kr

Received August 5, 2008 Accepted for Publication September 16, 2008

Verification of programmable logic controller (PLC) programs written in IEC 61131-3 function block diagram (FBD) is essential in the transition from the use of traditional relay-based analog systems to PLC-based digital systems. This paper describes effective use of the well-known verification tool VIS for automatic verification of behavioral equivalences between successive FBD revisions. We formally defined FBD semantics as a state-transition system, developed semantic-preserving translation rules from FBD to Verilog programs, implemented a software tool to support the process, and conducted a case study on a subset of FBDs for APR-1400 reactor protection system design.

KEYWORDS: Verification, Equivalence Checking, VIS, Verilog, Function Block Diagram, Programmable Logic Controller, IEC-61131

#### 1. INTRODUCTION

Software safety [1] is an important issue for embedded real-time control systems such as those found in nuclear power plants. When verifying safety-critical software, formal methods [2] play critical roles in demonstrating compliance to regulatory requirements. The Korea Nuclear Instrumentation & Control System R&D Center (KNICS) [3] project used the NuSCR [4] formal specification language and tool-set [5] to formally specify and verify software requirements for reactor protection systems (RPS) for the Advance Power Reactor-1400 (APR-1400) [7]. During the design and implementation phases, programmable logical controllers (PLC) software were written in IEC 61131-3 function block diagram (FBD) [8], and software safety was verified thoroughly. Each release of FBDs becomes official only when authorities have verified the software; two types of formal verification, model checking [6] and equivalence checking, were applied to our FBDs. While the former examined whether

properties [13,14].

To enable VIS's equivalence checking using VIS, we first defined the semantics of FBD as a state transition system and developed rules for translating FBDs into semantically equivalent Verilog. We also implemented

(APR-1400) RPS, we chose Cadence Symbolic Model

Verifier (SMV) [12] for model checking because VIS's

CTL model checking has restrictions when specifying

or not FBD meets required properties, the latter determined behavioral equivalence between two FBD revisions. Units of equivalence checking can vary from a small

module to a whole system, and verification tasks fulfill

various needs of FBD programmers and safety engineers. Formal verification contributes to the demonstration of the

software safety of PLC programs written in FBD.

In this paper proposes how the Verification Interacting with Synthesis (VIS) system [9] can automatically verify with Synthesis (VIS) system [9] can automatically verify FBDs. VIS is widely used in hardware analysis, and with its Verilog [10] front-end, it is also suitable for software analysis. VIS supports computational tree logic (CTL) model checking [11], language emptiness checking, combinational and sequential equivalence checking, cycle-based simulation, and hierarchical synthesis. Although we explored the possibility of using VIS's sequential equivalence checking and simulation to verify FBD programs for the Advance Power Reactor-1400

<sup>&</sup>lt;sup>1</sup>Goal of KNICS consortium project (2001 ~ 2008) is to develop a suite of I&C software for use in the next generation Korean nuclear power plant's advanced power reactor, i.e. APR-1400.

the *FBD Verifier 1.1* [13] software tool to automate the translation and then used it on a subset of FBDs for APR-1400's RPS. We found VIS equivalence to be effective.

This paper is organized as follows. Section 2 provides background information on FBD and Verilog in brief. A small translation example from FBD to Verilog is introduced. In Section 3, we formally define the FBD as a state transition system and explain the rules used to translate FBDs into Verilog. Section 4 reports an experiment conducted on a subset of FBDs for APR-1400's RPS with VIS equivalence checking. Section 5 discusses related work on PLC program verification, and Section 6 concludes.

## 2. BACKGROUND

# 2.1 FBD Programming

The IEC 61131-3 [8] standard includes five PLC programming languages: Structured Text (ST), Function Block Diagram (FBD), Ladder Diagram (LD), Instruction List (IL), and Sequential Function Chart (SFC). FBD's graphical notations and support for networks of software blocks "wired" together in a manner similar to circuit diagrams has lead to its widespread use. Each function block is depicted as a rectangle and is connected to other input/output variables. Among the 10 function block groups mentioned in IEC 61131-3, five that are pertinent




Fig. 1. Function Blocks Defined in IEC 61131-3




Fig. 2. An FBD for th\_X\_Pretrip Logic

to our discussion are illustrated in Fig. 1. The behavior of a function block is intuitive as their names imply: ADD, AND, SEL, etc.

A portion of FBD for *fixed set-point rising trip logic* in an RPS BP (Bistable Processor) for APR-1400 is shown in Fig. 2. It creates a warning signal, *th\_X\_Pretrip*, when the trip (e.g. reactor shutdown) condition remains true for *k\_Trip\_Delay* units of time as implemented in the TOF function block. The number in parenthesis above each function block denotes execution order. The output *th\_Prev\_X\_Pretrip* from MOVE stores the current value of *th\_X\_Pretrip* for use in the next execution cycle. The TOF function block also maintains internal variables to store timing information.

# 2.2 Verilog Programming

Verilog is one of the most common hardware description languages (HDLs) used by integrated circuit (IC) designers. Verilog's increasing use in the specification of software logic for process control systems is clear when one considers that designs described in Verilog are technology independent, easy to develop and debug, and

are considered more readable than schematics. Verilog has several variable types. A *wire*, similar to a physical wire in a circuit, is used to connect software development modules. *Wires* do not store their values. They are driven by *continuous assignment* statements or by connecting them to other module's outputs. Conversely, *regs*, used in *procedural assignment* blocks beginning with *always*, represent data objects that hold their value between execution cycles.

Fig. 3 shows a Verilog program translated from the FBD from Fig. 2 according to the translation rules described in Section 3. They both show the same behavior as our analyses and experiments verified. There are two inputs (i.e.  $f\_X$  and  $th\_Prev\_X\_Pretrip$ ) and two outputs (i.e.  $th\_X\_Pretrip$  and  $th\_Prev\_X\_Pretrip$ ). As input prefixes "k\_" indicate constants, they are not considered input variables.  $Th\_Prev\_X\_Pretrip$  is used as both input and output. Since it stores the value of  $th\_X\_Pretrip$  using the MOVE function block in FBD, we defined it as a reg variable in lines (8) and (32). FBD's output,  $th\_X\_Pretrip$ , is produced in the assign statements (12)–(18) by composing several function blocks in FBD. It also uses the timer

```
typedef enum {T0, T1, T2, T3, T4, T5} timer_state;
     'define k_Pretrip_Setpoint 30; 'define k_X_Pretrip_Hvs 10;
     module th_X_Pretrip(clk, f_X, th_X_Pretrip);
(5)
        input clk;
        input [0:6] f.X:
(6)
(7)
        output th X Pretrip;
(8)
        reg th_Prev_X_Pretrip;
(9)
        timer_state reg timer;
(10)
        initial th_Prev_X_Pretrip = 1;
        initial timer = T0;
(12)
        assign th_X_Pretrip =
           (th_Prev_X_Pretrip == 0 && f_X <= 'k_Pretrip_Setpoint - 'k_X_Pretrip_Hys)?1:
(13)
           (th.Prev.X.Pretrip == 0 && f.X > 'k.Pretrip.Setpoint - 'k.X.Pretrip.Hys && timer == T5)?0: (th.Prev.X.Pretrip == 0 && f.X > 'k.Pretrip.Setpoint - 'k.X.Pretrip.Hys && timer != T5)?1:
(14)
(15)
(16)
           (th_Prev_X_Pretrip == 1 && f_X < 'k_Pretrip_Setpoint)?1:
(17)
           (th_Prev_X_Pretrip == 1 && f_X >= 'k_Pretrip_Setpoint && timer == T5)?0:
(18)
           (th_Prev_X_Pretrip == 1 && f_X >= 'k_Pretrip_Setpoint && timer != T5)?1:0;
(19)
        always @(posedge cik) begin
             if(f_X >= 'k_Pretrip_Setpoint) begin
(20)
(21)
                 case (timer)
(22)
                        T0: timer = T1:
(23)
                       T1: timer = T2:
(24)
                       T2: timer = T3;
(25)
                       T3: timer = T4;
(26)
                       T4: timer = T5:
(27)
                       T5: timer = T5:
(28)
                  endcase
(29)
(30)
                  timer = T0;
             end
(31)
(32)
             th_Prev_X_Pretrip = th_X_Pretrip:
(33)
        end
(44) endmodule
```

Fig. 3. A Verilog Program Translated from the FBD in Fig.2

variable to emulate a TOF function block, which we emulate with *procedural* assignments using *always* statements (19)~(31). We restricted the number of TOF internal states to six in this example as defined in (1). In addition, we used the *clk* variable, reserved for simulation purposes in VIS, to simulate cyclic executions of the PLC. Thus, the Verilog module defined in Fig. 3 is executed every *clk*-usually 15 to 50 ms.

#### 3. TRANSLATION FROM FBD INTO VERILOG

IEC 61131-3 FBD is a network of function blocks executed sequentially according to a (their) predefined order. In this section, we define the FBD programming language as a state transition system and propose FBD-Verilog translation rules in a bottom-up manner. Section 3.1 explains function block translation, which is a unit of FBDs, and Section 3.2 explains component FBD translation. The translation of system FBD is introduced in Section 3.3. Unlike "primitive" function blocks whose translation rules are straightforward, some FBD features cannot be mapped directly. Such issues are described in subsection 3.4.

#### 3.1 Function Block Translation

A function block is defined as a tuple composed of Name, input ports IP, output ports OP, and its behavior description BD as defined in Def. 1. IP and OP are the official terms used in IEC 61131-3. The behavior of a function block is defined as a set of predicates and assignments on input and output ports, respectively. A function block is a function from a set of input variables, which are assigned to input ports of the function block, to (usually) one output variable, which is assigned to one output port.

```
function [0:6] SUB_INT; // function SUB_INT definition
input [0:6] in1; // Two inputs of 7 bits
input [0:6] in2;
begin
SUB INT = in1 - in2;
end
Endfunction

function SEL; // function SEL definition
Input in1, in2, in3; // Two input and one selection
begin
SEL = (in1 == 1)?in3:in2;
end
endfunction
```

Fig. 4. Verilog Function Definitions for SUB and SEL Function Blocks

**Definition 1 (Function Block)** A function block is defined as a tuple FB = < Name, IP, OP, BD >, where

- · Name: a name of function block
- IP: a set of input ports,  $\{ip_1, ip_2, ..., ip_n\}$
- OP: a set of output ports,  $\{op_l\}$
- BD: behavioral description  $\sum (p_{FB}, a_{FB})$ , where
  - $p_{FB}$ : a predicate on IP
  - $a_{FB}$ : assignments on OP

Let  $V_{FB-I} = \{v_I, v_2, ..., v_n\}$  be a set of function block input variables which has n input ports, and  $V_{FB-O} = \{v_o\}$  be a set of function block output variables. If we define Ii as a set of input domains of the input variable  $v_i$  (1 <= i <= n) and  $I_{FB} = I_1 \times I_2 \times ... \times I_n$ , and also  $O_{FB} = O_o$  in the same way, then a function block is defined as follows:  $f_{FB}: I_{FB} \to O_{FB}$ 

The five rules shown below define how to translate a function block into an equivalent Verilog function. The translation rules are straightforward because there exists little semantic gap between the two. They both receive inputs, process data, and emit outputs. The output port type (i.e. Boolean, integer, or bit vector) determines the corresponding Verilog function type as **Rule 1**. Explicit type conversion might be needed when the output type of a function block is not supported by Verilog, i.e. real type variables. Similarly, each input and its type is declared as described in **Rule 2**. Function behavior is translated next as shown in **Rules 3** and **4**. As an example, Fig. 4 illustrates how the SUB and SEL function blocks are translated into Verilog.

```
1. for each FB = \langle Name, IP, OP, BD \rangle:
     function [type] Name;
2. for each ip_i \in IP:
     input [type] ip;;
3. for a BD of logical, arithmetic operation \oplus:
     begin
         Name = ip_1 \oplus ip_2 \oplus ... \oplus ip_n;
     end
4. for a BD of selection operation:
  (provided IP = \{k, ip_0, ip_1, ..., ip_n\})
     begin
        Name = (k == 0)? ip_0:
                  (k == 1) ? ip_i:
                  (k == n) ? ip_n : default;
5. finishing remark of function declaration
     endfunction
```

Unlike simple function blocks, translation rules are more complex when it comes to timer operations. One must use *reg* type variables to track internal information. In addition, a timer's internal variable has to have discrete bounds. As a Verilog function cannot hold procedural assignments that treat *reg* variables, we use Verilog module feature instead.

## 3.2 Component FBD Translation

A Component FBD is a logical block of independent function blocks to which a number of function blocks are interconnected to generate meaningful outputs. Fig. 2 is an example of a component FBD for th\_X\_Pretrip logic. A component FBD is defined as a tuple composed of a set of function block FBs, a set of transitions T between the function blocks, a set of input ports I, and a set of output ports O. Inputs to a component FBD come from other component FBDs or system input variables.

**Definition 2 (Component FBD)** Function block diagram is defined as a tuple Component\_FBD = < FBs, T, I, O >, where

- · FBs: a set of function block FBs
- · T:
  - a set of transitions  $(FB_i, OP_m, FB_j, IP_n)$  between function blocks  $FB_i$  and  $FB_j$  in FBs (provided that  $i \neq j$ , and  $FB_j, IP_n$  means  $n^{th}$  input port of function block FB<sub>i</sub>)
  - $\forall$  (FB<sub>i</sub>. OP<sub>m</sub>, FB<sub>j</sub>. IP<sub>n</sub>) ∈ T, FB<sub>i</sub> has sequential execution precedence on FB<sub>j</sub>
- I: a set of FB.IP which do not appear in T and are assigned by  $V_{comp\_FBD-I}$
- · O: a set of FB.OP which do not appear in T and are assigned by  $V_{comp\_FBD-O}$

The semantics of a component FBD are defined as a function from a set of input variables to output variables. Let  $V_{Comp\_FBD-I} = \{v_{cl_I}, v_{cl_2}, ..., v_{ci_m}\}$  denote a set of input variables entering the FBD and  $V_{Comp\_FBD-O} = \{v_{co_I}, v_{co_2}, ..., v_{co_n}\}$  a set of output variables leaving the FBD. Variables in  $V_{Comp\_FBD-I}$  are assigned to input ports I, and those in  $V_{Comp\_FBD-O}$  are assigned to output ports O. If we define  $I_{\omega}$  as a set of input domains of input variable  $v_{ci_{\omega}}$  ( $I <= \omega <= m$ ) and  $I_{Comp\_FBD} = I_1 \times I_2 \times ... \times I_m$ , and  $O_{Comp\_FBD} = O_1 \times O_2 \times ... \times O_n$  in the same way, a component FBD is defined as the following function:  $f_{Component\_FBD}$ :  $I_{Comp\_FBD} \rightarrow O_{Comp\_FBD}$ 

When translating a component FBD, we use the Verilog module construct and assume that all function blocks have already been translated into Verilog functions. A module invokes functions or other modules according to their predefined execution order in the FBD program. First, the component FBD's name and ports are declared in **Rules 6** through **8**. **Rule 9** declares and initializes reg type variables. If an output variable is also used as input, it is declared as reg type as its value is to be used in the next cycle. Variable th\_Prev\_X\_Pretrip in

Fig. 2 is such an example. Verilog provides a number of features, i.e. for loops, while loops, and case statements, to support succinct description of complex behavior. In **Rule 10**, [Verilog\_function\_calls] calls every Verilog function according to its execution order to generate outputs of the component FBD. Every function block is separately translated as a Verilog function and included in the definition of module for the component FBD. A Verilog definition ends with the reserved word endmodule in **Rule 12**.

```
6. for each Component FBD = \langle FBs, T, I, O \rangle:
     module [Name of Module] ([input variables_list], [output variable_list]);
7. for each FB.IP \in I and its corresponding v_i \in V_{Comp \ FBD.I}:
     input [type] v:
8, for each FB.OP \in O and its corresponding v_o \in V_{Comp\_FBD-O}:
     output [type] va;
9. for each stored variable v_{ree}:
     reg [type] vreg :
     initial v_{\mu\nu} = [initial type];
     always (a)(posedge clk) begin
        {procedural_assignment_for_v_reg};
10. for each output variable v_o \in V_{Comp\_FBD-O}:
     assign v_n = [Verilog function calls];
11. for function blocks \in FBs, include function declarations:
     function ...:
      endfunction
12. finishing remark of module declaration
      endmodule
```

To produce optimal Verilog code, the use of Verilog functions must be avoided when equivalent expressions exist. For example, GE\_INT in Fig. 2 can be translated into the built-in " $f_iX>=k_iX_i$  Pretrip\_Setpoint" expression or a user-defined function GE\_INT; the former translation is preferred. Fig. 3 shows how Rules 1 through 12 are applied to the FBD shown in Fig. 2. Complete technical details are available elsewhere [15].

## 3.3 System FBD Translation

The whole FBD software system is composed of a number of component FBDs and their interconnections. A **System FBD** defines the whole software system as a tuple composed of component FBDs Component\_FBD, a set of transitions T between component FBDs, a set of input ports I, and a set of output ports O as defined in Def. 3.

**Definition 3 (System FBD)** System FBD is defined as a tuple System\_FBD = < FBDs, T, I, O >, where

- FBDs: a set of component FBDs component\_FBDs
- T:

- a set of transition  $(FBD_i.O_m, FBD_j.I_n)$  between  $FBD_i$  and  $FBD_j$  in FBDs (provided that  $i \neq j$  and  $FBD_j.I_n$  is an n-th input port of  $FBD_i$ .
- $\forall (FBD_i.O_m, FBD_j.I_n) \in T$ ,  $FBD_i$  has a sequential execution precedence on  $FBD_i$
- I: a set of FBD.I which do not appear in T and are assigned by  $V_{Sys\ FBD-I}$
- O: a set of FBD.O which do not appear in T and re assigned by V<sub>Sys\_FBD-O</sub>

Similarly, a system FBD is defined as a function from a set of system input variables  $V_{Sys\_FBD-I} = \{v_{si_1}, v_{si_2}, \dots, v_{si_m}\}$  to a set of system output variables  $V_{Sys\_FBD-O} = \{v_{so_1}, v_{so_2}, \dots, v_{so_n}\}$ . If we define  $I_{sv}$  as a set of input domains of the input variable  $v_{si_v}(1 \le v \le m)$  and  $I_{Sys\_FBD} = I_{s_1} \times I_{s_2} \times \dots \times I_{s_m}$ , and also  $O_{Sys\_FBD} = O_{s_1} \times O_{s_2} \times \dots \times O_{s_n}$  in the same way, then the system FBD can be regarded as a function:  $f_{Sys_{IEM}\_FBD}: I_{Sys\_FBD} \rightarrow O_{Sys\_FBD}$ 

A system FBD contains a number of component FBDs and their sequential interconnections. While translation rules for system FBDs look similar to the rules of component FBDs, it uses [Verilog\_module\_instantiations\_for\_v<sub>o</sub>] instead of [Verilog\_function\_calls]. Verilog modules are instantiated and called according to their execution order with outputs communicated. For example, the Verilog

program for the  $g\_LOG\_PWR$  module, a larger system depicted in Fig. 5, instantiates 6 modules,  $M\_f\_X\_Generation \sim M\_th\_X\_Trip$  into SIM\_PURPOSE  $\sim$  EE, respectively. The Verilog module  $th\_X\_Pretrip$  in Fig. 3 corresponds to a module instantiation " $M\_th\_X\_Pretrip$  EE" in Fig. 5.

```
13. for a System FBD = \langle FBDs, T, I, O \rangle:
     module [Name_of_Module] ([input_variables_list], [output_variable_list]);
14. for each FBD.I \in I and its corresponding v_i \in V_{Sys_i, FBD-I}:
     input [type] v_i;
15. for each FBD.O \in O and its corresponding v_o \in V_{Syn\ FBD-O}:
     output [type] va;
16. for each intermediately used wire variable v_{wire}:
     wire [type] vwire;
17. for each stored variable v_{reg}:
     reg [type] v<sub>reg</sub>:
     initial v_{reg} = [initial\_type];
     always @(posedge clk) begin
        [procedural_assignment_for_v_reg];
18. for each output variable v_o \in V_{Svs\ FBD-O}:
     [Verilog module instantiations for vo];
19. finishing remark of module declaration
```

```
module g_LOG_PWR (clk, f_X_Raw, f_X_Ob_Ini, f_Channel_Error,f_Module_Error,
    th_X_Trip, h_X_OB_Sta, f_X_OB_Perm, th_X_Pretrip);
 input clk;
 input [0:6] f_X_Raw;
 input f_X_Ob_Ini;
 input f_Channel_Error;
 input f_Module_Error;
 output th_X_Trip;
 output h_X_OB_Sta;
 output f_X_OB_Perm;
 output th_X_Pretrip;
 wire [0:6] f.X:
 wire f_X_Valid:
 M_f_X_Generation SIM_PURPOSE(clk, f_X_Raw, f_X);
 M_f_X_Valid AA(f_X, f_X_Valid);
 M_f_X_OB_Perm BB(f_X, f_X_OB_Perm);
 M_h_X_OB_Sta CC(f_X_OB_Perm, h_X_OB_Sta);
 M_th_X_Pretrip DD(clk, f_X, th_X_Pretrip);
 M.th.X.Trip EE(clk, f.X, f.X.Valid, h.X.OB_Sta, f.Module_Error, f.Channel_Error, th.X.Trip);
endmodule
```

Fig. 5. A Verilog Program for g\_LOG\_PWR System FBD

It is important that all component FBDs should be *a priori* defined as Verilog modules and that their transition relations be defined in T of System\_FBD. Verilog module instantiations should precisely reflect these transition relations. One can translate the whole FBD program into an equivalent Verilog program hierarchically in a similar manner.

#### 3.4 Practical Considerations on Translation Rules

When applying the above rules to large and complex real-world situations, the following guidelines are useful. First, one must distinguish "intermediate" FBD outputs from "externally visible" FBD outputs. That is, outputs of FBD subsystems must not be mapped as output variables. Rather, they must be declared as "internal" *reg* variables in the higher-level Verilog modules. Variable *th\_Prev\_X\_Pretrip* in Fig. 2 is such an example. Correctness on data dependency and proper ordering among the outputs of FBD subsystems are critical in translation.

Second, the translation of timer blocks (e.g. TOF and TON) requires synchronization between the global system clock, clk, and multiple local clocks. Fig. 6 describes a template for translating a TOF function block, which has IN and DELAY as inputs, and OUT and TIME as outputs. IN is an input Boolean variable, and DELAY is a variable specifying time delay. OUT is an output Boolean variable, and TIME represents the elapsed time of its internal timer. Output value OUT is 0 if input IN remained 0 during DELAY time periods since input IN changed from 1 to 0. Otherwise, the output is 1. The TOF described in Fig. 6 has up to 3 bits delay, or 2<sup>3</sup>=8 clock time. Output TIME is excluded in the Verilog code because it is used to monitor elapsed time of the local timer for simulation and debugging purposes only. The local clock of the timer is synchronized with the global clock clk using the "always @(posedge clk) begin" statement. Each timer block can be declared as a separate Verilog module, and the behavior of multiple timers can be unfolded within the component FBD's definition as shown in Fig. 3.

Third, one must be careful in deciding the number of bits used to represent timer delay values. Larger values exponentially increase the number of states to be explored. In the worst case, state explosion may occur in SMV model checking or VIS equivalence checking. Other blocks (e.g. Bistable or Counters) share the same issue.

# 4. VIS EQUIVALENCE CHECKING

We applied the proposed translation techniques to a subset of FBDs [16] for APR-1400's RPS BP currently under development in Korea and performed VIS equivalence checking on them. As the safety of APR-1400's RPS must be rigorously demonstrated, regulatory bodies strongly recommend that formal verification techniques be used. While model checking verifies whether or not

```
module TOF (clk, IN, DELAY, OUT);

input clk, IN
input [0:2] DELAY;
output OUT;

reg [0:2] timer;
initial timer = 3'b000;

assign OUT = ! IN && (timer == DELAY)?0:1;

always @(posedge clk) begin
if(! IN) begin
if(timer < DELAY) timer = timer + 3'b001;
else
timer = DELAY;
end
else
timer = 3'b000;
end
endmodule
```

Fig. 6. A Verilog Program for TOF Timer Function Block

FBD meets required properties, it is inadequate for verifying the behavioral equivalence between two FBD versions. On the other hand, VIS equivalence checking is particularly useful for checking if FBD design optimizations do not introduce errors.

In order to evaluate the effectiveness of the proposed approach, we conducted a case study using a subset of the preliminary version of bistable processor (BP) design. BP, as a part of a reactor protection system, is large and complex in that its design specifications, Rev. 02 released in 2006, consist of 1,355 function blocks and 1,038 variables; when translated using *FBD Verifier 1.1*, the Verilog program was 7,862 lines long. Section 4.1 introduces an overview of the VIS equivalence checking process, and the detailed experimental results are explained in Section 4.2.

#### 4.1 An Overview of Verification Process

Fig. 7 shows an overview of the VIS equivalence checking process. FBD designs are programmed with the pSET [17] commercial engineering tool developed by the PLC vendor POSCON. The designs are subsequently compiled into executable code. FBD Verifier 1.1 translates the design into equivalent Verilog programs in ".v" format. As the VIS verification system has no graphical user interface, we executed the VIS in a Cygwin environment where equivalence checking was performed. A program (vl2mv [18]) in the VIS verification system translates Verilog programs from the ".v" into the ".mv" format, which VIS can read and analyze. If any evidence of inequivalence is found, VIS generates a counterexample illustrating how changes on values of various variables lead to different behavior.

#### 4.2 Experimental Result

We performed the proposed automatic verification on




Fig. 7. An Overview of VIS Equivalence Checking

a subset of FBDs for APR 1400's RPS BP. The FBD is depicted in Fig. 2. It is an important part of BP logics, and was excerpted from a preliminary release of FBDs [16] for the purpose of this experiment. A different version of FBD is shown in Fig. 8. It should have the same behavior as the FBD in Fig. 2 because it was mechanically synthesized from the same NuSCR requirements specification [19] using a synthesis technique previously reported [20]. Synthesis version allows FBD engineers to validate manually developed and optimized FBD programs even

Fig. 8. A Mechanically Synthesized FBD for th X Pretrip Logic

if the synthesized FBDs do not become part of an official release.

When VIS equivalence checking was performed, to our surprise, VIS determined the behaviors of the two FBD programs to be different and generated a seven-step counterexample (Fig. 9)<sup>2</sup>. For example, on transition from state 0 to 1, the value of "timer" changed from "T0" to "T1." Such changes are caused by the input  $f_X$  of "1011110." According to the counter-example, the inequivalence occurred when the pretrip fired ( $th_Prev_X_Pretrip = 0$  in state 6), and then the pretrip condition was released in the next state 7 on input "0010110." As the VIS counter-example does not show different output values explicitly in the final state, we must use the simulation facility of VIS to fully investigate the cause for the in-equivalence and fix the errors.

Although the details are beyond the scope of this paper, the SEL function block numbered (15) in Fig. 2 has G input wired to th Prev X Pretrip. It means that if the value is 1 then it is currently in a normal state, otherwise it is in a pretrip state. Although Timer function blocks should not be used when the system is in a pretrip state (i.e., th  $Prev\ X\ Pretrip = 0$ ), TOF timer block numbered (16) is executed after the SEL function block. Such redundant use of the TOF timer gave rise to different behavior, and domain engineers fixed the error by separating the TOF block so that it is used only when the system is in the normal state. Fig. 10 shows the modified FBD in which the computation on the TOF block takes prior to that of the SEL block. The VIS equivalence checking result was also a success (Fig. 11). The modified FBD was used in later releases.

We also applied VIS equivalence checking to the

<sup>&</sup>lt;sup>2</sup> We edited and visualized it to aid understanding.




Fig. 9. A Counter-Example of VIS Equivalence Checking




Fig. 10. A Modified FBD for th\_X\_Pretrip

FBDs for "manual reset variable set-point trip logic" of the APR-1400 RPS BP, which is more complex than the "fixed set-point rising trip logic" used above. We found several critical errors in both the manually developed and the synthesized FBD versions (Table 1). In addition to syntactic and trivial mistakes made by FBD engineers, we also detected several logical errors, which included some critical discrepancies between the two FBDs. Such errors could not easily be solved by changing the order of the function blocks or by replacing them. We even found logical errors in the NuSCR requirements specification [19]. All errors were fixed, and the requirements and

design specification documents were updated.

As mentioned earlier, analyzing the results of VIS equivalence checking counterexamples is often time prohibitive for FBD engineers and verifiers. VIS is executed in *Cygwin* or *Linux* environments in text mode, and the counterexample generated contains a lot of value information at the bit-level. We also had to rely on VIS's simulation to understand the output of FBDs. Even though VIS's equivalence checking is an efficient and useful automatic verification technique, the above obstacles render its widespread use in developing FBD programs difficult. We are currently developing a tool to assist visual

| Trip Logic                           | Error Type | Synthesized FBD (Num. of Errors) | Original FBD (Num. of Errors) |
|--------------------------------------|------------|----------------------------------|-------------------------------|
| Fixed Set-Point Rising Trip          | Syntactic  | 0                                | 0                             |
| without Operating Bypass             | Logical    | 0                                | 1                             |
| Manual Reset Variable Set-Point Trip | Syntactic  | 0                                | 3                             |
| without Operating Bypass             | Logical    | 6                                | 2                             |

```
$ vis
vis release 2.0 (compiled Fri Apr 25 11:18:26 2008)
vis> read_blif_mv th_X_Pretrip_Mech.mv
vis> flatten_hierarchy
vis> seq_verify th_X_Pretrip_Manual_Modified.mv
Networks are sequentially equivalent.
vis>
vis>
```


Fig. 11. VIS Verification Result after the Modification

equivalence analyses of counterexamples. Fig. 12 shows an interface design of a *VIS Analyzer 0.8* prototype. Fig. 12a shows two Verilog programs read, and Fig. 12b is a result of the automatic execution of several VIS operations, i.e. *vl2mv*, *seq\_verify*, and simulate.


#### 5. RELATED WORK

Many approaches, including a PLCTOOLS tool-set [22], for the formalization of PLC programs written in LD, ST, and FBD indented for formal verification, validation, and simulation exist in the literature [21]. FBD programs are modeled with high-level timed petri nets (HLTPN), and those nets are then used for design validation and code generation. *MATLAB/SIMULINK* provides a means for specifying and simulating plants. While *PLCTOOLS* focuses on designing, simulation, and PLC code generation, it does not support formal verification such as VIS equivalence checking.

Higher order logic (HOL) has been used to model requirements specifications [23]. There are no restrictions on data types in this approach since function blocks are modeled as relations on HOL streams. The Verilog we use has several restrictions on data types, i.e. Verilog has no real number type variables. It treats time implicitly,



(a) Two Verilog programs read



(b) VIS equivalence checking and simulation result

Fig. 12. A VIS Analyzer 0.8 Screen-Dump

which is contrary to the Verilog and VIS verification systems. However, proofs are done with the help of the Isabelle/HOL [24] theorem prover. Compared to automatic verification using VIS, its cost is prohibitive.

In IEC 61499 [25] interactions were defined between controllers and overall systems (plants) using FBDs; they were formalized [26] with a single-net systems (SNS) [27] model. The controller code was defined in FBD format, and the overall system was organized in IEC 61499 function blocks. In this approach, the complete structure is automatically translated into an SNS model using the Verification Environment for Distributed Environment (*VEDA*) tool. For the combined plant-controller model, model checking was performed using Singal/Event System Analyzer (*SESA*) [28]. While VIS equivalence checking verifies FBD programs from a unit module to a whole system, it focuses on the interactions between IEC 61499 function blocks, which correspond to subsystems and not detailed IEC 61131-3 function block diagrams.

In case of the automatic formal verification model checking of Verilog programs, there are several approaches using different model checkers. We have used the *SMV* model checker as previously implemented and experimented upon [13, 14]. As explained in Section 1, VIS's CTL model checking has some rigorous restrictions. We used *Cadence SMV*'s LTL model checking to avoid them. *CBMC* [29] checks Verilog for consistency with ANSI-C programs. *VCEGAR* [30] performs model checking on Verilog using a counterexample guided abstraction refinement framework. However, these approaches have not yet been applied to the development of safety-critical software in industry except for the *SMV* approach.

# 6. CONCLUSION AND FUTURE WORK

This paper described effective use of VIS, a well-known verification tool, for automated software verification of PLC programs written in FBD. We formally defined FBD semantics as a state-transition system, developed translation rules from FBD to Verilog programs, implemented FBD Verifier 1.1 software tool to automate the translation, and performed VIS verification-equivalence checking on a subset of FBDs currently under development for an APR-1400 nuclear power reactor. The case study demonstrated that behavioral equivalence checking using VIS is an effective and useful verification technique that can easily be used in developing PLC programs.

As we perform VIS equivalence checking in *Cygwin* or *Linux* environment in text mode, automating the verification process and visualizing analysis results including VIS simulation would promote its applicability and usability remarkably. We also introduced a prototype tool design. We are planning on developing a tool suite supporting development, verification, and safety analysis

throughout entire lifecycle phases from requirements specification to implementation.

# **ACKNOWLEDGEMENTS**

The Korean Research Foundation Grant funded by the Korean Government (KRF-2008-331-D00524) and a Korea University Grant supported this research. This research was also partially supported by the MKE (Ministry of Knowledge Economy), Korea, under the ITRC (Information Technology Research Center) support program supervised by the IITA(Institute of Information Technology Advancement) (IITA-2008-(C1090-0801-0032)).

# **REFERENCES**

- [1] N.G. Leveson, SAFEWARE, System safety and Computers, Addison Wesley, 1995.
- [2] D.A. Peled, SOFTWARE RELIABILITY METHODS, Springer, 2001.
- [3] KNICS, Korea Nuclear Instrumentation & Control System R&D Center, http://www.knics.re.kr/.
- [4] J. Yoo, T. Kim, S. Cha, J.S. Lee, and H.S. Son, "A formal software requirements specification method for digital nuclear plants protection systems," *Journal of Systems and Software*, 74, 1, pp.73-83, 2005.
- [5] NuSRS, http://dependable.kaist.ac.kr/~nusrs.
- [6] E.M. Clarke, E.A. Emerson, and A.P. Sistla, "Automatic verification of finite-state concurrent systems using temporal logic specifications," *ACM Trans. Programming Languages and Systems*, 8, 2, pp.244–263, 1986.
- [7] J. Cho, J. Yoo, and S. Cha, "NuEditor a tool suite for specification and verification of NuSCR," SERA2004:Second ACIS International Conference on Software Engineering Research, Management and Applications, pp.298–304, 2004.
- [8] IEC, International standard for programmable controllers: Programming languages 61131- Part 3, 1993.
- [9] R.K. Brayton, G.D. Hachtel, A. Sangiovanni-Vincentelli, F. Somenzi, A. Aziz, S.T. Cheng, S.A. Edwards, S.P. Khatri, Y. Kukimoto, A. Pardo, S. Qadeer, R.K. Ranjan, S. Sarwary, T.R. Shiple, G. Swamy, and T. Villa, "VIS: A system for verification and synthesis," the Eighth International Conference on Computer Aided Verification," CAV '96, pp.428–432, 1996.
- [10] D.E. Thomas and P.R. Moorby, The Verilog Hardware Description Language, Kluwer Academic Publishers, 1991.
- [11] E.M. Clarke, O. Grumberg, and D.A. Peled, Model Checking, MIT Press, 1999.
- [12] Cadence SMV, http://www.cadence.com.
- [13] S.J. Jeon, "Verification of Function Block Diagram through Verilog Translation," Master's thesis, Korea Advanced Institute of Science and Technology, 2007.
- [14] J. Yoo, E. Jee, and S. Cha, "A Verification framework for FBD based software in nuclear power plants," The 15th Asian Pacific Software Engineering Conference (APSEC 2008), pp.385-392, 2008.
- [15] J. Yoo, Synthesis of Function Block Diagrams from NuSCR Formal Specification, Ph.D. thesis, Korea Advanced Institute of Science and Technology, 2005.
- [16] KAERI, SDS for reactor protection system, KNICS-RPS-SDS101 Rev.00 Draft, Sept. 2003.
- [17] S. Cho, K. Koo, B. You, T.W. Kim, T. Shim, and J.S. Lee,

- "Development of the loader software for PLC programming," Conference of the Institute of Electronics Engineers of Korea, pp.959–960, 2007.
- [18] S.T. Cheng and R.K. Brayton, "Compiling verilog into automata," Tech. Rep. UCB/ERL M94/37, EECS Department, University of California, Berkeley, 1994.
- [19] KAERI, SRS for Reactor Protection System, KNICS-RPS-SRS101 REV.00, Feb. 2003.
- [20] J. Yoo, S. Cha, C.H. Kim, and D.Y. Song, "Synthesis of FBD-based PLC design from NuSCR formal specification," *Reliability Engineering and System Safety*, 87, 2, pp.287-294, 2005.
- [21] G. Frey and L. Litz, "Formal moethods in PLC programming," IEEE Conference in System Man and Cybernetics: SMC 2000, 2000.
- [22] L. Baresi, M. Mandrioli, S. Morasca, and M. Pezz'e, "Plctools: Design, formal verification, and code generation for programmable controllers," the IEEE Conference on System, Man, and Cybernetics (SMC), Nashville, USA, pp.2437-2442, Oct. 2000.
- [23] B.J. Kramer and N. Volker, "A higher dependable computer architecture for safety critical control applications," *Real-*

- Time Systems Journal, 13, 3, pp.237-251, 1997.
- [24] T. Nipkow, L.C. Paulson, and M. Wenzel, Isabelle/HOL -A Proof Assistant for Higher-Order Logic, LNCS, vol.2283, Springer, 2002.
- [25] IEC, Function blocks Part 1: Architecture (IEC 61499-1), 2005.
- [26] V. Vyatkin and H.M. Hanisch, "Modeling of IEC 61499 function blocks - a cue to their verification," XI Workshop on Supervising and Diagnostics of Machining System, pp.59-68, 2000.
- [27] P.H. Starke, "Symmetries of signal-net systems," Workshop on Concurrency, Specification and Programming, pp.285-297, 2000.
- [28] P.H. Starke and S. Roch, "Tools for formal specification, verification, and validation of requirements," the 12<sup>th</sup> Annual Conference on Computer Assurance, COMPASS '97, pp.35-47, 1997.
- [29] Bounded Model Checking for ANSI-C, http://www.cs.cmu.edu/~modelcheck/cbmc.
- [30] H. Jain, N. Sharygina, D. Kroening, and E. Clarke, "Word level predicate abstraction and refinement for verifying rtl verilog," 42nd Design Automation Conference (DAC), 2005.