A Cost-effective 60Hz FHD LCD Using 800Mbps AiPi Technology

  • Nam, Hyoung-Sik (LCD Technology Center, LCD Business, Samsung Electronics Co., Ltd.) ;
  • Oh, Kwan-Young (LCD Technology Center, LCD Business, Samsung Electronics Co., Ltd.) ;
  • Kim, Seon-Ki (LCD Technology Center, LCD Business, Samsung Electronics Co., Ltd.) ;
  • Kim, Nam-Deog (LCD Technology Center, LCD Business, Samsung Electronics Co., Ltd.) ;
  • Kim, Sang-Soo (LCD Technology Center, LCD Business, Samsung Electronics Co., Ltd.)
  • Published : 2009.03.31

Abstract

AiPi technology incorporates an embedded clock and control scheme with a point-to-point bus topology, thereby having the smallest possible number of interface lines between a timing controller and column drivers. A point-to-point architecture boosts the data rate and reduces the number of interface lines, because impedance matching can be easily achieved. An embedded clock and control scheme is implemented by means of multi-level signalling, which results in a simple clock/data recovery circuitry. A 46" AiPi-based 10-bit FHD prototype requires only 20 interface lines, compared to 38 lines for mini-LVDS. The measured maximum data rate per data pair is more than 800 Mbps.

Keywords

References

  1. S. Hong, et al., SID Symposium Digest, 1892 (2006)
  2. S. S. Kim, et al., SID Symposium Digest, 1003 (2007)
  3. G. Ward, SID Symposium Digest, 1046 (2007)
  4. R. McCartney, et al., SID Symposium Digest, 1556 (2004)
  5. T. Kim, et al., Proc IDW06, 1969 (2006)
  6. A. Kobayashi, SID Symposium Digest, 1495 (2006)
  7. THCV213 and THCV214: LVDS SerDes transmitter and receiver, THCV213-THCV214 Rev1.3_E (2006)
  8. A. Lee, et al., SID Symposium Digest, 43 (2000)
  9. The mini-LVDS Interface Specification, Texas Instruments Application Report SLDA007 (2001).
  10. K. Nakajima, et al., SID Symposium Digest, 1633 (2007)