DOI QR코드

DOI QR Code

The nonvolatile memory device of amorphous silicon transistor

비정질실리콘 박막트랜지스터 비휘발성 메모리소자

  • Published : 2009.06.30

Abstract

This paper expands the scope of application of the thin film transistor (TFT) in which it is used as the switching element by making the amorphous silicon TFT with the non-volatile memory device,. It is the thing about the amorphous silicon non-volatile memory device which is suitable to an enlargement and in which this uses the additionally cheap substrate according to the amorphous silicon use. As to, the amorphous silicon TFT non-volatile memory device is comprised of the glass substrates and the gate, which evaporates on the glass substrates and in which it patterns the first insulation layer, in which it charges the gate the floating gate which evaporates on the first insulation layer and in which it patterns and the second insulation layer in which it charges the floating gate, and the active layer, in which it evaporates the amorphous silicon on the second insulation layer the source / drain layer which evaporates the n+ amorphous silicon on the active layer and in which it patterns and the source / drain layer electrode in which it evaporates on the source / drain layer.

본 연구는 비정질실리콘 박막트랜지스터를 비휘발성 메모리소자로 제작함으로써 스위칭 소자로 사용되는 박막 트랜지스터(TFT)의 응용범위를 확대시키고, 비정질 실리콘 사용에 따라 대면적화에 적합하고 아울러 값싼 기판을 사용할 수 있게 한 비정질 실리콘 비휘발성 메모리소자에 관한 것이다. 이와 같은 본 연구는 유리기판과 그 유리기판위에 증착시켜 패터닝한 게이트, 그 게이트를 덮어씌운 제1 절연층, 그 제1 절연층위에 증착시켜 패터닝한 플로우팅 게이트와 그 플로우팅 게이트를 덮어씌운 제2 절연층, 그 제2 절연층위에 비정질실리콘을 증착시킨 액티브층과 그 액티브층위에 n+ 비정질실리콘을 증착시켜 패터닝한 소오스/드레인층 그리고 소오스/드레인층 위에 증착시킨 소오스/드레인층 전극으로 비정질실리콘 박막트랜지스터 비휘발성 메모리소자를 구성한다.

Keywords

References

  1. A. Thean and J.-P. Leburton, 'Flash memory: towards singleelectronics,' IEEE Potentials, Oct./Nov. (2002), pp. 35-41
  2. S. J. Baik, S. Choi, U.-I. Chung, and J. T. Moon, 'High speed and nonvolatile Si nanocrystal memory for scaled flash technology using highly field-sensitive tunnel barrier,' IEDM Tech. Dig. (2003), pp. 545-548
  3. Nikkei Microdevice Vol. 2, 2002
  4. Memory Strategies International, Feb. 2005 Edition
  5. International Technology Roadmap for Semiconductors 2004 Edition
  6. M Bauer et al., 'A multilevel-cell 32Mb flash memory,' IEEE ISSCC (1995), pp. 132-133
  7. Z. Liu, C. Lee, V. Narayanan, G. Pei and E.C. Kan, IEEE Trans. Electron Devices 49, 1614 (2002) https://doi.org/10.1109/TED.2002.802618
  8. S. Lai, 'Tunnel oxide and ETOXtm flash scaling limitation,' in Tech. Dig. of Int'l NonVolatile Memory Technology Conference (1998), pp. 6-7
  9. K. Aflatooni, a-Si:H Schottky diode direct detection pixel for large area x-ray imaging, IEEE IEDM, December 7-10, Washington, D.C., 1997