The Transactions of The Korean Institute of Electrical Engineers (전기학회논문지)

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지

A Study on the SPICE Model Parameter Extraction Method for the BJT DC Model

BJT의 DC 해석 용 SPICE 모델 파라미터 추출 방법에 관한 연구

  • Published : 2009.09.01
Download PDF
⟨ Previous Next ⟩

Abstract

An algorithm for extracting the BJT DC model parameter values for SPICE model is proposed. The nonlinear optimization method for analyzing the device I-V data using the Levenberg-Marquardt algorithm is proposed and the method for calculating initial conditions of model parameters to improve the convergence characteristics is proposed. The base current and collector current obtained from the proposed method shows the root mean square error of 6.04% compared with the measured data of the PNP BJT named 2SA1980.

Keywords

References

  1. Palo Antognetti, Power Integrated Circuits: Physics, Design, and Applications. McGraw-Hill Book Co., New York, pp. 10.0-10.38, 1986
  2. Samsung Electronics, Motor Driver IC, Samsung Electronics, 1999 Data Book, 1999
  3. Rohm, 3-Phase Motor Driver for CD-ROMs, Rohm Japan, 2001
  4. 이은구,김철성,'집적회로용 NPN BJT의 베이스-컬렉터간 역방향 항복전압 추출 알고리즘',대한전기학회 논문집 52C권 2호, pp.67-73, 2003
  5. L.L.Spina, V.d' Alessandro, S.Russo, N.Rinaldi, L.K. Nanver, 'Influence of Concurrent Electrothermal and Avalanche Effects on the Safe Operating Area of Multifinger Bipolar Transistors,' IEEE Trans. on Electron Devices, Vol. 56, No. 3, pp.483-491, 2009 https://doi.org/10.1109/TED.2008.2011574
  6. C.P.Lee, F.H.F.Chau, W.Ma,N.L.Wang, 'The Safe Operating Area of GaAs-based Heterojunction Bipolar Transistor,' IEEE Trans. on Electron Devices, Vol. 53, No. 11, pp.2681-2688, 2006 https://doi.org/10.1109/TED.2006.884075
  7. 이은구, 김태환, 김철성,'베이스 영역의 불순물 분포를 고려한 집적회로용 BJT의 역포화전류 모델링', 대한 전자공학회 논문집 제40권 SD편 제4호, pp.203-210, 2003
  8. Paul W. Tuinenga, SPICE A Guide to Circuit Simulation and Analysis Using PSpice, Prentice Hall, Englewood Cliffs, New Jersey, 1988
  9. 이은구, BANDIS와 MODIS 프로그램을 이용한 CDP 모터 구동 IC용 BJT 공정개발에 관한 연구, 인하대학교 대학원 박사논문,2003
  10. Fei Li, L.F.Registor, M.M,Hassan, S.K.Banerjee, 'A Program for Device Model Parameter Extraction from Gate Capacitance and Current of Ultrathin SiO$_{2}$ and High-k Gate Stacks,' IEEE Trans. on Electron Devices, Vol. 53. No. 9, pp.2118-2127, 2006 https://doi.org/10.1109/TED.2006.880373
  11. D.Nam, Y.D.Seo, L.Park,C.H.Park, B.Kim, 'Parameter Optimization of an On-Chip Voltage Reference Circuit Using Evolutionary Programming,' IEEE Trans. on Evolutionary Computation, Vol. 5, No. 4, pp.414-421, 2001 https://doi.org/10.1109/4235.942535
  12. Richard S.Muller, Theodore I.Kamins, Device Electronics for Integrated Circuits, Wiley, New York, pp.270-377, 1986
  13. N. Arora, MOSFET Models for VLSI Circuit Simulation Theory and Practice, Springer-Veralg Wien New York. New York, pp.501-535, 1993
  14. Cadence, PSpice A/D Reference Guide Product Version 10.3, Cadence, pp.255-268, 2004
  15. Richard L.Burden. J.Douglas Faires, Numerical Analysis, PWS Publishing Company, Boston, pp.56-61, pp. 449-458, 1985
  16. K. Doganis, D. L. Scharfetter, 'General Optimization and Extraction of IC Device Model Parameters', IEEE Trans. on Electron Devices, Vol. ED-30, No. 9, 1983