DOI QR코드

DOI QR Code

Improving Symbolic Model Checking Performance Withy Retiming

Retiming을 이용한 Symbolic Model Checking 성능 향상에 관한 연구

  • Received : 2010.08.06
  • Accepted : 2010.08.19
  • Published : 2010.10.30

Abstract

This paper presents an application of retiming to model checking, a branch of formal verification. Retiming can change the transition relation of a circuit without changing its input-output behaviour by relocating its registers. With the retiming, a given circuit can have a different structure more adequate for model checking. This paper proposes a cost function to reflect the number of registers and the characteristic of its transition relation and develops a heuristic annealing algorithm to search efficiently the circuit structures obtained by retiming. Experimental results show that the proposed method can improve the model checking performance.

이 논문에서는 형식 검증(formal verification)의 한 분야인 모델 검증(model checking)에 재타이밍(retiming) 기법을 적용하는 방법에서 대해 연구하였다. 재타이밍은 주어진 회로의 레지스터들을 재배치함으로써, 입출력 동작을 바꾸지 않으면서 전이 관계(transition relation)을 변환할 수 있는 기법이다. 이러한 재타이밍을 이용하면 모델 검증을 더 효율적으로 수행하도록 회로를 바꿀 수 있다. 이 논문에서는, 레지스터의 개수와 전이 관계의 특성을 반영한 cost 함수를 제안하고, 재타이밍으로 얻을 수 있는 회로 구조들을 효율적으로 탐색하는 heuristic annealing 알고리즘을 개발한다. 제안된 방법이 모델 검증의 성능을 향상시킬 수 있음을 실험 결과를 통해 보여주었다.

Keywords

References

  1. E. M. Clarke, O. Grumberg, and D. A. Peled, Model Checking, MIT Press, MA: Cambridge, 1999.
  2. J. R. Burch, , E. M. Clarke, K. L. McMillan, D. L. Dill, and L. J. Hwang, "Symbolic model checking: 1020 states and beyond," Proc. Symp. Logic in Comput. Sci., pp. 428-439, 1990.
  3. I.-H. Moon, G. D. Hachtel, and F. Somenzi, "Border-block triangular form and conjunction schedule in image computation," Proc. Int. Conf. Formal Methods in Computer Aided Design of Electron. Circuits., pp. 73-90, 2000.
  4. I.-H. Moon, J. H. Kukula, K. Ravi, and F. Somenzi, "To split or to conjoin: the question in image computation," Proc. ACM/IEEE Design Automation Conf., pp. 23-28, 2000.
  5. R. K. Ranjan, A. Aziz, R. K. Brayton, B. F. Plessier, and C. Pixley, "Efficient BDD algorithms for FSM synthesis and verification," Proc. Int. Workshop on Logic Synthesis, 1995.
  6. D. Geist and I. Beer, "Efficient model checking by automated ordering of transition relation partitions," Proc. Int. Conf. Computer Aided Verification, pp. 299-310, 1994.
  7. R. Hojati, S. C. Krishnan, and R. K. Brayton, "Early quantification and partitioned transition relations," Proc. Int. Conf. Computer Design, pp. 12-19, 1996.
  8. C. Leiserson and J. Saxe, "Retiming synchronous circuitry," Algorithmica, pp. 5-35, 1991.
  9. D. Stoffel and W. Kunz, "Record & play: a structural fixed point iteration for sequential circuit verification," Proc. Int. Conf. Computer Aided Design, pp. 394-399, 1997.
  10. J. Baumgartner, T. Heyman, V. Singhal, and A. Aziz, "Model checking the IBM gigahertz processor: an abstraction algorithm for high-performance netlists," Proc. Int. Conf. Computer Aided Verification, Lecture Notes in Computer Science, vol. 1633, pp. 73-83, 1999.
  11. G. Cabodi, S. Quer, and F. Somenzi, "Optimizing sequential verification by retiming transformations," Proc. ACM/IEEE Design Automation Conf., pp. 601-606, 2000.
  12. A. Kuehlmann and J. Baumgartner, "Transformation-based verification using generalized retiming," Proc. Int. Conf. Computer Aided Verification, Lecture Notes in Computer Science, vol. 2102, pp. 104-117, 2001.
  13. A. Gupta, P. Ashar, and S.Malik, "Exploiting retiming in a guided simulation based validation methodology," Proc. Correct Hardware Design and Verification Methods, Lecture Notes in Computer Science, vol. 1703, pp. 350-353, 1999.
  14. V. Singhal, S. Malik, and R. K. Brayton, "The case for retiming with explicit reset circuitry," Proc. Int. Conf. Computer Aided Design, pp. 618-625, 1996.
  15. The VIS Group: VIS 2.0. [Online]. Available: http://vlsi. colorado.edu/~vis/.