Flash Memory Wear-Leveling using Regulation Pools

마모 제어 영역을 활용한 플래시 메모리 마모평준화

  • 박정수 (서울대학교 컵퓨터공학부) ;
  • 민상렬 (서울대학교 컵퓨터공학부)
  • Received : 2010.08.10
  • Accepted : 2010.10.27
  • Published : 2010.12.15

Abstract

In this paper, we propose a flash memory wear-leveling scheme that makes use of meta-data storage region as a regulation pool. By concentrating program and erase operations on the blocks with lower erase counts in the regulation pool, the proposed scheme achieve an even wear-leveling in a simple and efficient way. Experiments with an implementation of the proposed scheme in RS-FTL showed that the erase count deviation is reduced by around 40% through the erase count regulation.

본 논문에서는 마모 제어 영역(Regulation Pool)을 활용한 플래시 메모리 마모평준화 기법을 제안한다. 제안하는 기법은 FTL의 메타데이터 저장영역을 Regulation Pool로 활용하여 소거횟수가 낮은 블록에 쓰기 및 소거연산을 집중시키는 방식을 통해 간단하고 효율적인 마모평준화를 수행할 수 있다. 본 기법을 RS-FTL에 적용하여 시뮬레이션에 기반한 실험을 수행한 결과, 기법을 적용하지 않은 경우에 비해 플래시 메모리 전체 블록간 소거횟수의 편차가 약 40% 정도 감소하는 것을 확인하였다.

Keywords

References

  1. S. K. Lee, S. L. Min, Y. K. Cho, "Current trends on flash memory technology," Journal of KIISE, vol.24, no.12, pp.99-106, Dec. 2006. (in Korean)
  2. J.-K. Kim, "Improving system performance and longevity with a new NAND flash architecture," Flash Memory Summit 2009.
  3. E. Gal, S. Toledo, "Algorithms and data structures for flash memories," ACM Computing Surveys, vol.37, no.2, pp.138-163, Jun. 2005. https://doi.org/10.1145/1089733.1089735
  4. A. Kawaguchi, S. Nishioka, H. Motoda, "A flashmemory based file system," Proc. of the USENIX 1995 Technical Conference, 1995.
  5. M. Wu, W. Zwaenpoel, "eNVy: A non-volatile, main memory storage system," Proc. of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems, vol.29, no.11, pp.86-97, Nov. 1994.
  6. J. Kim, J. M. Kim, S. H. Noh, S. L. Min, Y. Cho, "A space-efficient flash translation layer for CompactFlash systems," IEEE Transactions on Consumer Electronics, vol.48, no.2, pp.366-375, May. 2002. https://doi.org/10.1109/TCE.2002.1010143
  7. A. Ban, R. Hasharon, "Flash file system optimized for page-mode flash technologies," United States Patent, no.5,637,425, Aug. 1999.
  8. J.-U. Kang, H. Jo, J.-S. Kim, J. Lee, "A superblock- based flash translation layer for NAND flash memory," Proc. of the 6th ACM & IEEE International Conference on Embedded Software, pp.161-170, 2006.
  9. S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, H.-J. Song, "A log buffer-based flash translation layer using fully-associative sector translation," ACM Transactions on Embedded Computing Systems (TECS), vol.6, no.3, Jul. 2007.
  10. M.-L. Chiang, P. C. H. Lee, R.-C. Chang, "Managing flash memory in personal communication devices," Proc. of the 1997 IEEE International Symposium on Consumer Electronics(ISCE'97), pp.177-182, 1997.
  11. H.-J. Kim, S.-G. Lee, "A new flash memory management for flash storage system," Proc. of the 23rd International Computer Software and Applications Conference, pp.284-289, 1999.
  12. L.-P. Chang, "On efficient wear-leveling for largescale flash-memory storage systems," Proc. of the 2007 ACM symposium on Applied computing, pp.1126-1130, 2007.
  13. Y.-H. Chang, J.-W. Hsieh, T.-W. Kuo, "Improving flash wear-leveling by proactively moving static data," IEEE Transactions on Computers, vol.59, no.1, pp.53-65, Jan. 2010. https://doi.org/10.1109/TC.2009.134
  14. Y. H. Bae, "A flash memory file system for mobile devices," Doctorial Thesis, School of Computer Engineering, Seoul National University, 2006.